erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/intel/ptl: Add UFS support for Wildcat Lake SOC

Browse source 
Key changes:
   - Updated ACPI southbridge configuration to include UFS support
     for Wildcat Lake.
   - Modified FSP parameters to enable UFS controllers for
     Wildcat Lake.

References:
- Wildcat Lake Processor EDS Volume 1 (#842271)
- Wildcat Lake External Design Specification (EDS) Volume 2 (#829345)

BUG=b:394208231
TEST=Build Ocelot and Fatcat and verify it compiles  without any error.

Change-Id: I3878b4a54a7be2565b37b0f885af5d55a6778795
Signed-off-by: Appukuttan V K <appukuttan.vk@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/87891
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Jérémy Compostella <jeremy.compostella@intel.com>
Reviewed-by: Pranava Y N <pranavayn@google.com>
Reviewed-by: Usha P <usha.p@intel.com>
This commit is contained in:
Appukuttan V K 2025-05-28 19:40:29 +05:30 • committed by Matt DeVillier
commit fad0064377
2 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/soc/intel/pantherlake/acpi/southbridge.asl
View file

@ -54,6 +54,6 @@
#endif
/* UFS 0:17:0 */
#if CONFIG(SOC_INTEL_PANTHERLAKE_U_H)
#if (CONFIG(SOC_INTEL_PANTHERLAKE_U_H) || CONFIG(SOC_INTEL_WILDCATLAKE))
#include <soc/intel/common/block/acpi/acpi/ufs.asl>
#endif

2
src/soc/intel/pantherlake/fsp_params.c
View file

@ -695,7 +695,7 @@ static void fill_fsps_iax_params(FSP_S_CONFIG *s_cfg,
static void fill_fsps_ufs_params(FSP_S_CONFIG *s_cfg,
const struct soc_intel_pantherlake_config *config)
{
#if CONFIG(SOC_INTEL_PANTHERLAKE_U_H)
#if (CONFIG(SOC_INTEL_PANTHERLAKE_U_H) || CONFIG(SOC_INTEL_WILDCATLAKE))
/* Setting FSP UPD (1,0) to enable controller 0 */
s_cfg->UfsEnable[0] = is_devfn_enabled(PCI_DEVFN_UFS);
s_cfg->UfsEnable[1] = 0;