erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Improve debugging printks for LAR and PCI access.

Browse source 
Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@856 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Carl-Daniel Hailfinger 2008-09-04 00:38:54 +00:00
commit f9b114054c
2 changed files with 5 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

4
arch/x86/pci_ops_conf1.c
View file

@ -144,8 +144,10 @@ int pci_conf1_find_on_bus(u16 bus, u16 vid, u16 did, u32 *busdevfn)
* things are set up (which we have to be able to do
* in stage 0
*/
if (! busses)
if (!busses) {
printk(BIOS_WARNING, "pci_conf1_find_on_bus: busses is 0!\n");
continue;
}
if (pci_conf1_find_on_bus((busses >> 8) & 0xFF, vid, did, busdevfn))
return 1;
}

4
lib/lar.c
View file

@ -120,8 +120,8 @@ int find_file(const struct mem_file *archive, const char *filename, struct mem_f
header = (struct lar_header *)walk;
fullname = walk + sizeof(struct lar_header);
printk(BIOS_SPEW, "LAR: %s@%p, size %d\n", fullname,
header, ntohl(header->len));
printk(BIOS_SPEW, "LAR: seen member %s@%p, size %d\n",
fullname, header, ntohl(header->len));
// FIXME: check checksum
if (strcmp(fullname, filename) == 0) {