erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Take out the notional pcio device on link 2, as it may be interfering

Browse source 
with testing of real serengeti

Signed-off-by: Ronald G. Minnich <rminnich@gmail.com>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@939 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Ronald G. Minnich 2008-10-20 15:24:00 +00:00
commit f755f31964
1 changed files with 3 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

7
mainboard/amd/serengeti/dts
View file

@ -28,7 +28,6 @@
/config/("northbridge/amd/k8/domain");
pci@1,0{
};
/* guesses; we need a real lspci */
pci0@18,0 {
/config/("northbridge/amd/k8/pci");
pci@0,0 {
@ -45,6 +44,9 @@
pci@0,2{
/config/("southbridge/amd/amd8111/usb2.dts");
};
pci@4,0{
rom_address = "0xfc000000";
};
};
pci@7,0 {
/config/("southbridge/amd/amd8111/lpc.dts");
@ -70,9 +72,6 @@
};
pci2@18,0 {
/config/("northbridge/amd/k8/pci");
/* just for illustrating link #2 */
pci@2,0{
};
};
pci@18,1 {};
pci@18,2 {};