erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

rockchip/rk3399: soc: resize reserve memory

Browse source 
Reserve the whole TZRAM area because it will be marked as secure-only
by BL31 and can not be accessed by the non-secure kernel.

CQ-DEPEND=CL:452659
BUG=chrome-os-partner:57361
BRANCH=firmware-gru-8785.B
TEST=the reserve memory is resized

Change-Id: I39c4cb530f41a7b0f7f3064125072dd85b62276f
Signed-off-by: Xing Zheng <zhengxing@rock-chips.com>
Reviewed-on: https://chromium-review.googlesource.com/418102
Reviewed-by: Julius Werner <jwerner@chromium.org>
(cherry picked from commit ea9fe064a9b1e1ce81fca74f829a0fb6e78ce426)
Reviewed-on: https://chromium-review.googlesource.com/452640
Tested-by: Julius Werner <jwerner@chromium.org>
Commit-Queue: Julius Werner <jwerner@chromium.org>
This commit is contained in:
Xing Zheng 2016-12-06 17:12:21 +08:00 • committed by Julius Werner
commit f34d254e1d
1 changed files with 5 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

8
src/soc/rockchip/rk3399/soc.c
View file

@ -25,6 +25,7 @@
#include <stdlib.h>
#include <string.h>
#include <symbols.h>
#include <arm-trusted-firmware/plat/rockchip/rk3399/include/shared/bl31_param.h>
static void soc_read_resources(device_t dev)
{
@ -33,10 +34,11 @@ static void soc_read_resources(device_t dev)
static void soc_init(device_t dev)
{
/* reserve bl31 image, which define in
* arm-trusted-firmware/plat/rockchip/rk3399/include/platform_def.h
/*
* Reserve the whole TZRAM area because it will be marked as secure-only
* by BL31 and can not be accessed by the non-secure kernel.
*/
mmio_resource(dev, 1, (0x10000 / KiB), (0x80000 / KiB));
mmio_resource(dev, 1, (TZRAM_BASE / KiB), (TZRAM_SIZE / KiB));
if (IS_ENABLED(CONFIG_MAINBOARD_DO_NATIVE_VGA_INIT) && display_init_required())
rk_display_init(dev);