erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/intel/tigerlake: Use common ACPI code for SRAM and HECI

Browse source 
Use the newly-created ACPI devices in common/acpi, and adjust the
SoC ACPI name for the CSE/HECI device to match.

Change-Id: I3a4b122b206cb1fc98e693973f2aeb28e8b2ff22
Signed-off-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86814
Reviewed-by: Sean Rhodes <sean@starlabs.systems>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Matt DeVillier 2025-03-11 10:03:03 -05:00
commit f160b6f66e
3 changed files with 8 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

10
src/soc/intel/tigerlake/acpi/pcie.asl
View file

@ -523,13 +523,3 @@ Device (RP24)
}
}
#endif /* CONFIG(SOC_INTEL_TIGERLAKE_PCH_H) */
Device (SRAM)
{
Name (_ADR, 0x00140002)
}
Device (HEC1)
{
Name (_ADR, 0x00160000)
}

7
src/soc/intel/tigerlake/acpi/southbridge.asl
View file

@ -38,6 +38,13 @@
/* USB XHCI 0:14.0 */
#include "xhci.asl"
/* PMC Shared SRAM 0:14.2 */
#include <soc/intel/common/block/acpi/acpi/sram.asl>
/* CSE/HECI #1 0:16.0 */
#include <soc/intel/common/block/acpi/acpi/heci.asl>
/* PCI _OSC */
#include <soc/intel/common/acpi/pci_osc.asl>

2
src/soc/intel/tigerlake/chip.c
View file

@ -136,7 +136,7 @@ const char *soc_acpi_name(const struct device *dev)
case PCH_DEVFN_GBE: return "GLAN";
case PCH_DEVFN_SRAM: return "SRAM";
case PCH_DEVFN_SPI: return "FSPI";
case PCH_DEVFN_CSE: return "HEC1";
case PCH_DEVFN_CSE: return "HECI";
}
return NULL;