erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

src: capitalize 'RAM'

Browse source 
Change-Id: Ia05cb2de1b9f2a36fc9ecc22fb82f0c14da00a76
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/39029
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Elyes HAOUAS 2020-02-20 19:41:17 +01:00 • committed by Patrick Georgi
commit ef90609cbb
15 changed files with 21 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/drivers/intel/fsp1_1/exit_car.S
View file

@ -17,7 +17,7 @@
chipset_teardown_car:
pop %ebx
/* Move the stack pointer to real ram */
/* Move the stack pointer to real RAM */
movl post_car_stack_top, %esp
/* Align the stack 16 bytes */
andl $0xfffffff0, %esp

2
src/drivers/intel/fsp2_0/Kconfig
View file

@ -61,7 +61,7 @@ config FSP_USE_REPO
and FSP_FD_PATH correctly so FSP splitting works.
config FSP_T_FILE
string "Intel FSP-T (temp ram init) binary path and filename"
string "Intel FSP-T (temp RAM init) binary path and filename"
depends on FSP_CAR
default "$(obj)/Fsp_T.fd" if FSP_USE_REPO
help