erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

nyan*: Set SOR_NV_PDISP_SOR_DP_SPARE0 register

Browse source 
This register needs to be set properly during display init.

BRANCH=none
BUG=chrome-os-partner:27413
TEST=build nyan and nyan_big. nyan display works fine.
     nyan_big display works as well. However, the mode setting
     needs to be based on either devicetree or EDID.

Signed-off-by: Jimmy Zhang <jimmzhang@nvidia.com>

Change-Id: I93c69d8042a3f3c19f4e24801423b73246e37031
Reviewed-on: https://chromium-review.googlesource.com/194739
Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Commit-Queue: Hung-Te Lin <hungte@chromium.org>
Tested-by: Hung-Te Lin <hungte@chromium.org>
This commit is contained in:
Jimmy Zhang 2014-04-14 12:47:37 -07:00 • committed by chrome-internal-fetch
commit ee9a3c472c
1 changed files with 22 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

22
src/soc/nvidia/tegra124/dp.c
View file

@ -618,6 +618,22 @@ static int tegra_dc_dp_init_link_cfg(
return 0;
}
static int tegra_dc_dp_set_assr(struct tegra_dc_dp_data *dp, int ena)
{
int ret;
u8 dpcd_data = ena ?
NV_DPCD_EDP_CONFIG_SET_ASC_RESET_ENABLE :
NV_DPCD_EDP_CONFIG_SET_ASC_RESET_DISABLE;
CHECK_RET(tegra_dc_dp_dpcd_write(dp, NV_DPCD_EDP_CONFIG_SET,
dpcd_data));
/* Also reset the scrambler to 0xfffe */
tegra_dc_sor_set_internal_panel(&dp->sor, ena);
return 0;
}
static void tegra_dp_update_config(struct tegra_dc_dp_data *dp,
struct soc_nvidia_tegra124_config *config)
{
@ -738,6 +754,12 @@ void dp_enable(void * _dp)
goto error_enable;
}
/* enable ASSR */
if (tegra_dc_dp_set_assr(dp, dp->link_cfg.scramble_ena)) {
printk(BIOS_ERR, "dp: failed to enable ASSR\n");
goto error_enable;
}
tegra_dc_sor_enable_dp(&dp->sor);
tegra_dc_sor_set_panel_power(&dp->sor, 1);