device/pciexp_device: Convert LTR non-snoop/snoop value into common macro
Change-Id: I3d14a40b4ed0dcc216dcac883e33749b7808f00d Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/31951 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Lijian Zhao <lijian.zhao@intel.com>
This commit is contained in:
parent
e651e01518
commit
ed6996f2ba
3 changed files with 10 additions and 7 deletions
|
|
@ -14,6 +14,11 @@ enum aspm_type {
|
|||
#define ASPM_LTR_L12_THRESHOLD_SCALE_OFFSET 29
|
||||
#define ASPM_LTR_L12_THRESHOLD_SCALE_MASK (0x7 << ASPM_LTR_L12_THRESHOLD_SCALE_OFFSET)
|
||||
|
||||
/* Latency tolerance reporting, max non-snoop latency value 3.14ms */
|
||||
#define PCIE_LTR_MAX_NO_SNOOP_LATENCY_3146US 0x1003
|
||||
/* Latency tolerance reporting, max snoop latency value 3.14ms */
|
||||
#define PCIE_LTR_MAX_SNOOP_LATENCY_3146US 0x1003
|
||||
|
||||
void pciexp_scan_bus(struct bus *bus, unsigned int min_devfn,
|
||||
unsigned int max_devfn);
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue