erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/starlabs/starfighter: Disable EC SCI and SMI GPIOs

Browse source 
This platform uses eSPI so these are not used; disable them.

Change-Id: Ied0ffb2999ef0582570b94d756c2fcbd131b7ccf
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/84732
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Sean Rhodes 2024-10-11 12:16:48 +01:00
commit ed37ed76f3
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/starlabs/starfighter/variants/rpl/gpio.c
View file

@ -62,7 +62,7 @@ const struct pad_config gpio_table[] = {
/* A6: Not Connected */
PAD_NC(GPP_A6, NONE),
/* A7: Embedded Controller SCI */
PAD_CFG_GPI_SCI_LOW(GPP_A7, NONE, PLTRST, LEVEL),
PAD_NC(GPP_A7, NONE),
/* A8: Not Connected */
PAD_NC(GPP_A8, NONE),
/* A9: ESPI Clock */
@ -234,7 +234,7 @@ const struct pad_config gpio_table[] = {
/* D15: Not Connected */
PAD_NC(GPP_D15, NONE),
/* D16: PCH M.2 SSD Power Enable */
PAD_CFG_GPO(GPP_D16, 1, PLTRST),
PAD_CFG_GPO(GPP_D16, 1, PLTRST),
/* D17: Not used Fingerprint ID */
PAD_NC(GPP_D17, NONE),
/* D18: Trackpad reset */
@ -259,7 +259,7 @@ PAD_CFG_GPO(GPP_D16, 1, PLTRST),
High: Enabled */
PAD_CFG_GPO(GPP_E6, 0, DEEP),
/* E7: Embedded Controller SMI */
PAD_CFG_GPI_SMI_LOW(GPP_E7, NONE, DEEP, EDGE_SINGLE),
PAD_NC(GPP_E7, NONE),
/* E8: DRAM Sleep */
PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1),
/* E9: USB OverCurrent 0 */