erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/brox/jubilant: Update FP IRQ pin to GPP_D13 in fp_disable_pads

Browse source 
Commit 8cfe1b3302 (mb/google/brox/jubilant: Modify FP IRQ pin to GPP_D13): CB:84124, changes the fingerprint IRQ pin from GPP_F15 to GPP_D13, but forgot to update the pin in the array fp_disable_pads.
Hence update fp_disable_pads configuration to include that GPIO.

BUG=None
TEST= build firmware
      $ emerge-brox coreboot

Change-Id: Iee4c3d3f000f884ca8a77ae8c72ccbeebfeb865f
Signed-off-by: Ren Kuo <ren.kuo@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/84545
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kenneth Chan <kenneth.chan@quanta.corp-partner.google.com>
This commit is contained in:
Ren Kuo 2024-09-25 14:06:33 +08:00 • committed by Karthik Ramasubramanian
commit e80eea6d45
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/mainboard/google/brox/variants/jubilant/fw_config.c
View file

@ -13,8 +13,8 @@ static const struct pad_config fp_disable_pads[] = {
PAD_NC(GPP_D3, NONE),
/* GPP_D15 : FPMCU_RST_J_SUB_L (active low) (NC) */
PAD_NC(GPP_D15, NONE),
/* GPP_F15 : FP GSPI INT (NC) */
PAD_NC(GPP_F15, NONE),
/* GPP_D13 : FP GSPI INT (NC) */
PAD_NC(GPP_D13, NONE),
/* GPP_F11 : FP GSPI CLK (NC) */
PAD_NC(GPP_F11, NONE),
/* GPP_F12 : FP GSPI DO (NC) */