ipq806x: Add generic support skeleton for ipq806x

Skeleton for soc ipq806x

BUG=None
BRANCH=None
TEST=Compiled successfully

Change-Id: I92a8d592d762f59665e15d1a7fc6cc73dc74c296
Signed-off-by: Furquan Shaikh <furquan@google.com>
Reviewed-on: https://chromium-review.googlesource.com/190723
Reviewed-by: Vadim Bendebury <vbendeb@chromium.org>
Commit-Queue: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
This commit is contained in:
Furquan Shaikh 2014-03-19 14:29:48 -07:00 committed by chrome-internal-fetch
commit e71d45733d
8 changed files with 90 additions and 0 deletions

View file

@ -3,5 +3,6 @@ source src/soc/intel/Kconfig
endif
if ARCH_ARM
source src/soc/nvidia/Kconfig
source src/soc/qualcomm/Kconfig
source src/soc/samsung/Kconfig
endif

View file

@ -3,4 +3,5 @@
################################################################################
subdirs-y += intel
subdirs-y += nvidia
subdirs-y += qualcomm
subdirs-y += samsung

1
src/soc/qualcomm/Kconfig Normal file
View file

@ -0,0 +1 @@
source src/soc/qualcomm/ipq806x/Kconfig

View file

@ -0,0 +1 @@
subdirs-$(CONFIG_SOC_QC_IPQ806X) += ipq806x

View file

@ -0,0 +1,24 @@
config SOC_QC_IPQ806X
depends on ARCH_ARM
bool
default n
select ARM_BOOTBLOCK_ARMV4
select ARM_ROMSTAGE_ARMV7
select ARM_RAMSTAGE_ARMV7
select ARM_LPAE
if SOC_QC_IPQ806X
config BOOTBLOCK_ROM_OFFSET
hex
default 0x0
config CBFS_HEADER_ROM_OFFSET
hex "offset of master CBFS header in ROM"
default 0x18000
config CBFS_ROM_OFFSET
hex "offset of CBFS data in ROM"
default 0x18080
endif

View file

@ -0,0 +1,8 @@
bootblock-y += cbfs.c
bootblock-y += timer.c
romstage-y += cbfs.c
romstage-y += timer.c
ramstage-y += cbfs.c
ramstage-y += timer.c

View file

@ -0,0 +1,26 @@
/*
* This file is part of the coreboot project.
*
* Copyright 2014 Google Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
#include <cbfs.h> /* This driver serves as a CBFS media source. */
int init_default_cbfs_media(struct cbfs_media *media)
{
return 0;
}

View file

@ -0,0 +1,28 @@
/*
* This file is part of the coreboot project.
*
* Copyright 2013 Google Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
#include <console/console.h>
#include <timer.h>
#include <delay.h>
#include <thread.h>
void init_timer(void)
{
}