erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

*** empty log message ***

Browse source 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1274 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Greg Watson 2003-11-09 23:29:42 +00:00
commit e3da4d3ce8
2 changed files with 20 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/cpu/ppc/ppc4xx/Config.lb
View file

@ -9,11 +9,11 @@ uses DCACHE_RAM_SIZE
##
## PPC4XX always uses cache ram for initial setup
##
option USE_DCACHE_RAM=1
default USE_DCACHE_RAM=1
## Set dcache ram above linuxbios image
option DCACHE_RAM_BASE=_RAMBASE+0x100000
default DCACHE_RAM_BASE=_RAMBASE+0x100000
## Dcache size is 16Kb
option DCACHE_RAM_SIZE=16384
default DCACHE_RAM_SIZE=16384
initinclude "FAMILY_INIT" cpu/ppc/ppc4xx/ppc4xx.inc
initobject cache.S