erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/baseboard/ptlrvp: Disable memory training progress bar

Browse source 
Set disable_progress_bar to disable the memory progress bar for fatcat
board. Removed the memory progress bar feature to enhance performance.

BUG=b:418675387
TEST=After setting disable_progress_bar, memory training progress bar is
disable.

Change-Id: Ic303aa57843039f49130c09da0345f7e7573b0e5
Signed-off-by: Alok Agarwal <alok.agarwal@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/88613
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: <srinivas.kulkarni@intel.com>
This commit is contained in:
Alok Agarwal 2025-07-30 17:58:27 +05:30 • committed by Subrata Banik
commit e290bb6750
1 changed files with 2 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/intel/ptlrvp/variants/baseboard/ptlrvp/devicetree.cb
View file

@ -82,6 +82,8 @@ chip soc/intel/pantherlake
register "pch_hda_idisp_link_frequency" = "HDA_LINKFREQ_96MHZ"
register "pch_hda_idisp_codec_enable" = "true"
register "disable_progress_bar" = "true"
device domain 0 on
device ref dtt on end
device ref npu on end