erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/zork/var/vilboz: Update telemetry settings

Browse source 
Update telemetry settings.

VDD Slope : 32643 -> 26939
VDD Offset: 208   -> 125
SOC Slope : 22742 -> 20001
SOC Offset: -83   -> 168

BUG=b:171668654
BRANCH=zork
TEST=1. emerge-zork coreboot
     2. pass AMD SDLE test report

Signed-off-by: John Su <john_su@compal.corp-partner.google.com>
Change-Id: Ic63e069310aa4a66cd4c9058790dbed37e6967f4
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48288
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
John Su 2020-12-04 10:39:25 +08:00 • committed by Patrick Georgi
commit e1c7cd9fb7
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

8
src/mainboard/google/zork/variants/vilboz/overridetree.cb
View file

@ -18,10 +18,10 @@ chip soc/amd/picasso
# End : OPN Performance Configuration
register "telemetry_vddcr_vdd_slope_mA" = "32643"
register "telemetry_vddcr_vdd_offset" = "208"
register "telemetry_vddcr_soc_slope_mA" = "22742"
register "telemetry_vddcr_soc_offset" = "-83"
register "telemetry_vddcr_vdd_slope_mA" = "26939"
register "telemetry_vddcr_vdd_offset" = "125"
register "telemetry_vddcr_soc_slope_mA" = "20001"
register "telemetry_vddcr_soc_offset" = "168"
# USB OC pin mapping
register "usb_port_overcurrent_pin[1]" = "USB_OC_NONE" # LTE instead of USB C1