soc/mediatek/common: Increase DEV_MEM memory range to 16GB
Map a proper DRAM range for memory test during calibration. TEST=memory test passed on Rauru BUG=b:317009620 Signed-off-by: Jarried Lin <jarried.lin@mediatek.corp-partner.google.com> Change-Id: I06f31ef14715897ba889076d78b8c2d015dd08ef Reviewed-on: https://review.coreboot.org/c/coreboot/+/85035 Reviewed-by: Yidi Lin <yidilin@google.com> Reviewed-by: Yu-Ping Wu <yupingso@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
80a53a8e5a
commit
e1bfeeab41
1 changed files with 2 additions and 2 deletions
|
|
@ -19,11 +19,11 @@ void mtk_mmu_init(void)
|
|||
mmu_init();
|
||||
|
||||
/*
|
||||
* Set 0x0 to 8GB address as device memory. We want to config IO_PHYS
|
||||
* Set 0x0 to 16GB address as device memory. We want to config IO_PHYS
|
||||
* address to DEV_MEM, and map a proper range of dram for the memory
|
||||
* test during calibration.
|
||||
*/
|
||||
mmu_config_range((void *)0, (uintptr_t)8U * GiB, DEV_MEM);
|
||||
mmu_config_range((void *)0, (uintptr_t)16U * GiB, DEV_MEM);
|
||||
|
||||
/* SRAM is cached */
|
||||
mmu_config_range(_sram, REGION_SIZE(sram), SECURE_CACHED_MEM);
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue