erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

This patch cleans up and clarifies Geode source code comments.

Browse source 
Signed-off-by: Marc Jones <marc.jones@amd.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2658 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Marc Jones 2007-05-10 23:22:27 +00:00 • committed by Stefan Reinauer
commit ddf845f620
7 changed files with 170 additions and 183 deletions
Download patch file Download diff file Expand all files Collapse all files

5
src/northbridge/amd/lx/northbridge.c
View file

@ -127,6 +127,7 @@ int sizeram(void)
int sizem = 0;
unsigned short dimm;
/* Get the RAM size from the memory controller as calculated and set by auto_size_dimm() */
msr = rdmsr(MC_CF07_DATA);
printk_debug("sizeram: _MSR MC_CF07_DATA: %08x:%08x\n", msr.hi, msr.lo);
@ -134,14 +135,14 @@ int sizeram(void)
dimm = msr.hi;
/* installed? */
if ((dimm & 7) != 7) {
sizem = 4 << ((dimm >> 12) & 0x0F);
sizem = 4 << ((dimm >> 12) & 0x0F); /* 1:8MB, 2:16MB, 3:32MB, 4:64MB, ... 7:512MB, 8:1GB */
}
/* dimm 1 */
dimm = msr.hi >> 16;
/* installed? */
if ((dimm & 7) != 7) {
sizem += 4 << ((dimm >> 12) & 0x0F);
sizem += 4 << ((dimm >> 12) & 0x0F); /* 1:8MB, 2:16MB, 3:32MB, 4:64MB, ... 7:512MB, 8:1GB */
}
printk_debug("sizeram: sizem 0x%xMB\n", sizem);