erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

cpu,Makefile.inc: Trivial - drop trailing blank lines at EOF

Browse source 
Change-Id: I7e8866d76d7f286e10160d7dc4f21f01a913bfee
Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-on: http://review.coreboot.org/6286
Tested-by: build bot (Jenkins)
Reviewed-by: Idwer Vollering <vidwer@gmail.com>
This commit is contained in:
Edward O'Callaghan 2014-07-16 19:03:55 +10:00
commit dc112e3515
13 changed files with 0 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

1
src/cpu/intel/slot_1/Makefile.inc
View file

@ -33,4 +33,3 @@ subdirs-y += ../../x86/smm
subdirs-y += ../microcode
cpu_incs += $(src)/cpu/intel/car/cache_as_ram.inc

1
src/cpu/intel/slot_2/Makefile.inc
View file

@ -26,4 +26,3 @@ subdirs-y += ../../x86/lapic
subdirs-y += ../../x86/cache
subdirs-y += ../../x86/smm
subdirs-y += ../microcode

1
src/cpu/intel/socket_441/Makefile.inc
View file

@ -8,4 +8,3 @@ subdirs-y += ../../x86/smm
subdirs-y += ../microcode
subdirs-y += ../hyperthreading
subdirs-y += ../speedstep

1
src/cpu/intel/socket_PGA370/Makefile.inc
View file

@ -28,4 +28,3 @@ subdirs-y += ../../x86/smm
subdirs-y += ../microcode
cpu_incs += $(src)/cpu/intel/car/cache_as_ram.inc

1
src/cpu/intel/socket_mPGA478/Makefile.inc
View file

@ -8,4 +8,3 @@ subdirs-y += ../../x86/cache
subdirs-y += ../../x86/smm
subdirs-y += ../microcode
subdirs-y += ../hyperthreading

1
src/cpu/intel/socket_mPGA603/Makefile.inc
View file

@ -9,4 +9,3 @@ subdirs-y += ../../x86/cache
subdirs-y += ../../x86/smm
subdirs-y += ../microcode
subdirs-y += ../hyperthreading

1
src/cpu/intel/socket_mPGA604/Makefile.inc
View file

@ -11,4 +11,3 @@ subdirs-y += ../microcode
subdirs-y += ../hyperthreading
cpu_incs-$(CONFIG_CACHE_AS_RAM) += $(src)/cpu/intel/car/cache_as_ram_ht.inc