veyron: Fix file permissions
Some files for the veyron project were checked in with execute permissions where it doesn't make sense. Fix. BUG=chrome-os-partner:30167 TEST=None Change-Id: Ia3788abf3755baf028518efb975701cf6cb37e46 Signed-off-by: Julius Werner <jwerner@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/217673 Reviewed-by: David Hendricks <dhendrix@chromium.org>
This commit is contained in:
parent
4c32ee21b4
commit
d7a408ff27
28 changed files with 0 additions and 0 deletions
0
src/mainboard/google/Kconfig
Executable file → Normal file
0
src/mainboard/google/Kconfig
Executable file → Normal file
0
src/mainboard/google/veyron/Kconfig
Executable file → Normal file
0
src/mainboard/google/veyron/Kconfig
Executable file → Normal file
0
src/mainboard/google/veyron/chromeos.c
Executable file → Normal file
0
src/mainboard/google/veyron/chromeos.c
Executable file → Normal file
0
src/mainboard/google/veyron/devicetree.cb
Executable file → Normal file
0
src/mainboard/google/veyron/devicetree.cb
Executable file → Normal file
0
src/mainboard/google/veyron/mainboard.c
Executable file → Normal file
0
src/mainboard/google/veyron/mainboard.c
Executable file → Normal file
0
src/soc/Kconfig
Executable file → Normal file
0
src/soc/Kconfig
Executable file → Normal file
0
src/soc/Makefile.inc
Executable file → Normal file
0
src/soc/Makefile.inc
Executable file → Normal file
0
src/soc/rockchip/Kconfig
Executable file → Normal file
0
src/soc/rockchip/Kconfig
Executable file → Normal file
0
src/soc/rockchip/Makefile.inc
Executable file → Normal file
0
src/soc/rockchip/Makefile.inc
Executable file → Normal file
0
src/soc/rockchip/rk3288/Kconfig
Executable file → Normal file
0
src/soc/rockchip/rk3288/Kconfig
Executable file → Normal file
0
src/soc/rockchip/rk3288/Makefile.inc
Executable file → Normal file
0
src/soc/rockchip/rk3288/Makefile.inc
Executable file → Normal file
0
src/soc/rockchip/rk3288/addressmap.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/addressmap.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/bootblock.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/bootblock.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/cbmem.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/cbmem.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/chip.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/chip.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/clock.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/clock.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/clock.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/clock.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/gpio.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/gpio.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/gpio.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/gpio.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/grf.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/grf.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/i2c.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/i2c.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/media.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/media.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/monotonic_timer.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/monotonic_timer.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/spi.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/spi.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/spi.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/spi.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/timer.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/timer.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/timer.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/timer.h
Executable file → Normal file
0
src/soc/rockchip/rk3288/uart.c
Executable file → Normal file
0
src/soc/rockchip/rk3288/uart.c
Executable file → Normal file
Loading…
Add table
Add a link
Reference in a new issue