erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

add code to disable internal devices

Browse source
This commit is contained in:
Li-Ta Lo 2001-11-06 04:32:05 +00:00
commit d4788245de
2 changed files with 43 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

21
src/northsouthbridge/sis/630/raminit.inc
View file

@ -33,6 +33,7 @@
#define PCI_DATA_PORT 0xcfc
#define NORTH_BRIDGE_BASE_ADDR 0x80000000
#define LPC_BRIDGE_BASE_ADDR 0x80000800
register_setting_start:
movl $northbridge_init_table, %esi
@ -62,6 +63,26 @@ write_northbridge_register:
outb %al, %dx
loopnz init_northbridge
#ifdef DISABLE_INTERNAL_DEVICES
movw $0x7c0e, %ax # Writting undocumented LPC register
write_lpc_register:
/* Input: AH - register number. AL - register value. */
movl $LPC_BRIDGE_BASE_ADDR, %edx
movl %eax, %ebx # Save %eax to %ebx.
movzbl %bh, %eax # add register address to
addl %edx, %eax # PCI base address
movw $PCI_COMMAND_PORT, %dx
outl %eax, %dx
movw $PCI_DATA_PORT, %dx
andb $0x03, %al
addb %al, %dl
movb %bl, %al
outb %al, %dx
#endif /* DISABLE_INTERNAL_DEVICES */
jmp register_setting_end
#ifdef SIS630S

27
src/northsouthbridge/sis/730/raminit.inc
View file

@ -33,6 +33,7 @@
#define PCI_DATA_PORT 0xcfc
#define NORTH_BRIDGE_BASE_ADDR 0x80000000
#define LPC_BRIDGE_BASE_ADDR 0x80000800
register_setting_start:
movl $northbridge_init_table, %esi
@ -43,9 +44,10 @@ init_northbridge:
lodsw (%esi), %ax # load the register address/value to %ax
xchgb %al, %ah # exchange address/values for write_common
write_northbridge_register:
/* Input: AH - register number. AL - register value. */
movl $NORTH_BRIDGE_BASE_ADDR, %edx
movl %eax, %ebx # Save %eax to %ebx.
movzbl %bh, %eax # add register address to
@ -59,13 +61,30 @@ init_northbridge:
addb %al, %dl
movb %bl, %al
outb %al, %dx
loopnz init_northbridge
#ifdef DISABLE_INTERNAL_DEVICES
movw $0x7c0e, %ax # Writting undocumented LPC register
write_lpc_register:
/* Input: AH - register number. AL - register value. */
movl $LPC_BRIDGE_BASE_ADDR, %edx
movl %eax, %ebx # Save %eax to %ebx.
movzbl %bh, %eax # add register address to
addl %edx, %eax # PCI base address
movw $PCI_COMMAND_PORT, %dx
outl %eax, %dx
movw $PCI_DATA_PORT, %dx
andb $0x03, %al
addb %al, %dl
movb %bl, %al
outb %al, %dx
#endif /* DISABLE_INTERNAL_DEVICES */
jmp register_setting_end
#include "730s_regs.inc"
register_setting_end: