erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Move compiler.h to commonlib

Browse source 
Its spreading copies got out of sync. And as it is not a standard header
but used in commonlib code, it belongs into commonlib. While we are at
it, always include it via GCC's `-include` switch.

Some Windows and BSD quirk handling went into the util copies. We always
guard from redefinitions now to prevent further issues.

Change-Id: I850414e6db1d799dce71ff2dc044e6a000ad2552
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/28927
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Nico Huber 2018-10-04 23:42:42 +02:00
commit d44221f9c8
342 changed files with 33 additions and 454 deletions
Download patch file Download diff file Expand all files Collapse all files

1
src/include/cpu/amd/mtrr.h
View file

@ -38,7 +38,6 @@
#if !defined(__PRE_RAM__) && !defined(__ASSEMBLER__)
#include <compiler.h>
#include <cpu/x86/msr.h>
void amd_setup_mtrrs(void);

1
src/include/cpu/x86/cache.h
View file

@ -16,7 +16,6 @@
#ifndef CPU_X86_CACHE
#define CPU_X86_CACHE
#include <compiler.h>
#include <cpu/x86/cr.h>
#define CR0_CacheDisable (CR0_CD)

1
src/include/cpu/x86/cr.h
View file

@ -18,7 +18,6 @@
#if !defined(__ASSEMBLER__)
#include <compiler.h>
#include <stdint.h>
#include <arch/cpu.h>

1
src/include/cpu/x86/lapic.h
View file

@ -1,7 +1,6 @@
#ifndef CPU_X86_LAPIC_H
#define CPU_X86_LAPIC_H
#include <compiler.h>
#include <cpu/x86/lapic_def.h>
#include <cpu/x86/msr.h>
#include <halt.h>

2
src/include/cpu/x86/msr.h
View file

@ -1,8 +1,6 @@
#ifndef CPU_X86_MSR_H
#define CPU_X86_MSR_H
#include <compiler.h>
/* Intel SDM: Table 2-1
* IA-32 architectural MSR: Extended Feature Enable Register
*/

1
src/include/cpu/x86/smm.h
View file

@ -22,7 +22,6 @@
#include <arch/cpu.h>
#include <types.h>
#include <compiler.h>
#define SMM_DEFAULT_BASE 0x30000
#define SMM_DEFAULT_SIZE 0x10000