erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/starlabs/starlite_adl: Clarify pmc_gpe0_dw0 mapping in devicetree

Browse source 
PMC_GPP_F and GPP_F resolve to the same thing, but use the latter for
consistency and clarity. Non-functional change.

Change-Id: I005221cf7289ad2090b4231755d2eb4766bf67fe
Signed-off-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/87992
Reviewed-by: Sean Rhodes <sean@starlabs.systems>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Matt DeVillier 2025-06-06 18:38:35 -05:00 • committed by Sean Rhodes
commit d14a3e23da
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/starlabs/starlite_adl/variants/mk_v/devicetree.cb
View file

@ -32,7 +32,7 @@ chip soc/intel/alderlake
register "pch_slp_a_min_assertion_width" = "SLP_A_ASSERTION_98_MS"
# PM Util
register "pmc_gpe0_dw0" = "PMC_GPP_F"
register "pmc_gpe0_dw0" = "GPP_F"
register "pmc_gpe0_dw1" = "GPP_A"
register "pmc_gpe0_dw2" = "GPP_B"