erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/asrock/h77pro4-m/dt: Remove superfluous comments

Browse source 
Change-Id: Ie8d8d5287af8f3084f23c9d882202aa6ac8d4c5f
Signed-off-by: Riku Viitanen <riku.viitanen@protonmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/85761
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nicholas Chin <nic.c3.14@gmail.com>
Reviewed-by: Felix Singer <service+coreboot-gerrit@felixsinger.de>
This commit is contained in:
Riku Viitanen 2024-12-24 21:12:21 +02:00 • committed by Matt DeVillier
commit cc10bbb21c
1 changed files with 26 additions and 26 deletions
Download patch file Download diff file Expand all files Collapse all files

52
src/mainboard/asrock/h77pro4-m/devicetree.cb
View file

@ -3,13 +3,13 @@
chip northbridge/intel/sandybridge
register "spd_addresses" = "{0x50, 0x51, 0x52, 0x53}"
device domain 0 on
device ref host_bridge on # Host bridge
device ref host_bridge on
subsystemid 0x1849 0x0100
end
device ref peg10 on # PEG - slot "PCIE1"
device ref peg10 on
smbios_slot_desc "SlotTypePciExpressGen3X16" "SlotLengthLong" "PCIE1" "SlotDataBusWidth16X"
end
device ref igd on # iGPU
device ref igd on
subsystemid 0x1849 0x0102
end
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
@ -38,49 +38,49 @@ chip northbridge/intel/sandybridge
{ 1, 1, 5 },
{ 1, 0, 6 }
}"
device ref xhci on # USB 3.0 Controller
device ref xhci on
subsystemid 0x1849 0x1e31
end
device ref mei1 on # Management Engine Interface 1
device ref mei1 on
subsystemid 0x1849 0x1e3a
end
device ref mei2 off end # Management Engine Interface 2
device ref me_ide_r off end # Management Engine IDE-R
device ref me_kt off end # Management Engine KT
device ref gbe off end # Intel Gigabit Ethernet
device ref ehci2 on # USB2 EHCI #2
device ref mei2 off end
device ref me_ide_r off end
device ref me_kt off end
device ref gbe off end
device ref ehci2 on
subsystemid 0x1849 0x1e2d
end
device ref hda on # High Definition Audio
device ref hda on
subsystemid 0x1849 0x8892
end
device ref pcie_rp1 on # PCIe Port #1 - slot "PCIE4", 4 lanes
device ref pcie_rp1 on
subsystemid 0x1849 0x1e10
smbios_slot_desc "SlotTypePciExpressGen2X4" "SlotLengthLong" "PCIE4" "SlotDataBusWidth4X"
end
device ref pcie_rp2 off end # PCIe Port #2
device ref pcie_rp3 off end # PCIe Port #3
device ref pcie_rp4 off end # PCIe Port #4
device ref pcie_rp5 on # PCIe Port #5 - slot "PCIE2", 1 lane
device ref pcie_rp2 off end
device ref pcie_rp3 off end
device ref pcie_rp4 off end
device ref pcie_rp5 on
subsystemid 0x1849 0x1e18
smbios_slot_desc "SlotTypePciExpressGen2X1" "SlotLengthShort" "PCIE2" "SlotDataBusWidth1X"
end
device ref pcie_rp6 on # PCIe Port #6 - RTL8111E GbE
device ref pcie_rp6 on # RTL8111E GbE
subsystemid 0x1849 0x1e1a
device pci 00.0 on end # PCI 10ec:8168
end
device ref pcie_rp7 on # PCIe Port #7 - slot "PCIE3", 1 lane
device ref pcie_rp7 on
subsystemid 0x1849 0x1e16
smbios_slot_desc "SlotTypePciExpressGen2X1" "SlotLengthLong" "PCIE3" "SlotDataBusWidth1X"
end
device ref pcie_rp8 on # PCIe Port #8 - ASM1061 SATA Controller
device ref pcie_rp8 on # ASM1061 SATA Controller
subsystemid 0x1849 0x1e1e
end
device ref ehci1 on # USB2 EHCI #1
device ref ehci1 on
subsystemid 0x1849 0x1e26
end
device ref pci_bridge off end # PCI bridge
device ref lpc on # LPC bridge
device ref pci_bridge off end
device ref lpc on
subsystemid 0x1849 0x1e4a
chip superio/nuvoton/nct6776
device pnp 2e.0 off end # Floppy
@ -140,14 +140,14 @@ chip northbridge/intel/sandybridge
device pnp 2e.17 off end # GPIOA
end
end
device ref sata1 on # SATA (AHCI)
device ref sata1 on
subsystemid 0x1849 0x1e02
end
device ref smbus on # SMBus
device ref smbus on
subsystemid 0x1849 0x1e22
end
device ref sata2 off end # SATA (Legacy)
device ref thermal off end # Thermal
device ref sata2 off end
device ref thermal off end
end
end
end