erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/fatcat/var/ruby: Correct GPP_V17 configuration

Browse source 
Correct the GPP_V17 gpio pin from platform reset to deep to
avoid uncontrollable behavior in s0ix mode.

BUG=b:475990377
BRANCH=none
TEST=Build and boot to OS, check GPP_V17 behavior is correct.

Change-Id: I8f8bc59b71b8f8b4c5d4dbdbdcf8fcbfdbd96921
Signed-off-by: Luca Lai <luca.lai@lcfc.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/91050
Reviewed-by: YH Lin <yueherngl@google.com>
Reviewed-by: Subrata Banik <subratabanik@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Pranava Y N <pranavayn@google.com>
This commit is contained in:
Luca Lai 2026-02-02 14:44:38 +08:00 • committed by Subrata Banik
commit ca770df1e7
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/google/fatcat/variants/ruby/gpio.c
View file

@ -381,7 +381,7 @@ static const struct pad_config gpio_table[] = {
/* GPP_V16: GPP_V16_VCCST_EN */
PAD_CFG_NF(GPP_V16, NONE, DEEP, NF1),
/* GPP_V17: SLP_S0_GATE_R */
PAD_CFG_GPO(GPP_V17, 1, PLTRST),
PAD_CFG_GPO(GPP_V17, 1, DEEP),
};
/* Early pad configuration in bootblock */