mb/google/fatcat/var/lapis: Modify dq/dqs setting
Modify the memory's DQ/DQS setting according to the lapis circuit schematic. BUG=b:438785495 Test='emerge-fatcat coreboot' and DUT can boot into kernel Change-Id: I9b93fdda4c37327a89af2096a6549e9077dfb12a Signed-off-by: weihualin <weihualin@huaqin.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/89288 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Weimin Wu <wuweimin@huaqin.corp-partner.google.com> Reviewed-by: Kapil Porwal <kapilporwal@google.com> Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Pranava Y N <pranavayn@google.com>
This commit is contained in:
parent
78fb910fe2
commit
c822148f2b
1 changed files with 18 additions and 18 deletions
|
|
@ -9,45 +9,45 @@ static const struct mb_cfg lp5_mem_config = {
|
|||
|
||||
.lpx_dq_map = {
|
||||
.ddr0 = {
|
||||
.dq0 = { 13, 14, 12, 15, 11, 10, 8, 9, },
|
||||
.dq1 = { 7, 5, 4, 6, 0, 3, 1, 2 },
|
||||
.dq0 = { 8, 10, 9, 11, 15, 12, 13, 14, },
|
||||
.dq1 = { 6, 5, 7, 4, 3, 1, 0, 2 },
|
||||
},
|
||||
.ddr1 = {
|
||||
.dq0 = { 1, 3, 0, 2, 7, 4, 6, 5, },
|
||||
.dq1 = { 12, 13, 14, 15, 11, 10, 9, 8 },
|
||||
.dq0 = { 0, 1, 2, 3, 4, 7, 5, 6, },
|
||||
.dq1 = { 14, 13, 12, 15, 8, 9, 11, 10 },
|
||||
},
|
||||
.ddr2 = {
|
||||
.dq0 = { 0, 2, 1, 3, 6, 4, 7, 5 },
|
||||
.dq1 = { 14, 13, 15, 12, 8, 11, 10, 9, },
|
||||
.dq0 = { 10, 9, 11, 8, 15, 12, 14, 13 },
|
||||
.dq1 = { 6, 5, 4, 7, 1, 3, 0, 2, },
|
||||
},
|
||||
.ddr3 = {
|
||||
.dq0 = { 6, 5, 7, 4, 2, 3, 1, 0, },
|
||||
.dq1 = { 10, 8, 11, 9, 12, 15, 13, 14 },
|
||||
.dq0 = { 5, 7, 4, 6, 3, 1, 0, 2, },
|
||||
.dq1 = { 13, 14, 11, 12, 9, 8, 15, 10 },
|
||||
},
|
||||
.ddr4 = {
|
||||
.dq0 = { 2, 1, 3, 0, 4, 7, 5, 6 },
|
||||
.dq1 = { 15, 14, 12, 13, 9, 11, 10, 8, },
|
||||
.dq0 = { 8, 9, 10, 11, 15, 12, 14, 13 },
|
||||
.dq1 = { 6, 5, 4, 7, 2, 1, 3, 0, },
|
||||
},
|
||||
.ddr5 = {
|
||||
.dq0 = { 6, 5, 7, 4, 3, 1, 0, 2, },
|
||||
.dq1 = { 10, 9, 11, 8, 13, 14, 12, 15 },
|
||||
.dq0 = { 0, 1, 3, 2, 5, 4, 6, 7, },
|
||||
.dq1 = { 9, 8, 11, 10, 13, 15, 14, 12 },
|
||||
},
|
||||
.ddr6 = {
|
||||
.dq0 = { 9, 10, 11, 8, 14, 12, 13, 15, },
|
||||
.dq1 = { 0, 1, 2, 3, 5, 7, 4, 6 },
|
||||
.dq0 = { 10, 11, 9, 8, 15, 12, 14, 13, },
|
||||
.dq1 = { 6, 5, 7, 4, 2, 3, 0, 1 },
|
||||
},
|
||||
.ddr7 = {
|
||||
.dq0 = { 0, 1, 2, 3, 7, 5, 6, 4, },
|
||||
.dq1 = { 14, 13, 15, 12, 10, 8, 11, 9 },
|
||||
.dq0 = { 0, 2, 3, 1, 7, 4, 5, 6, },
|
||||
.dq1 = { 15, 14, 13, 12, 10, 11, 9, 8 },
|
||||
},
|
||||
},
|
||||
|
||||
.lpx_dqs_map = {
|
||||
.ddr0 = { .dqs0 = 1, .dqs1 = 0 },
|
||||
.ddr1 = { .dqs0 = 0, .dqs1 = 1 },
|
||||
.ddr2 = { .dqs0 = 0, .dqs1 = 1 },
|
||||
.ddr2 = { .dqs0 = 1, .dqs1 = 0 },
|
||||
.ddr3 = { .dqs0 = 0, .dqs1 = 1 },
|
||||
.ddr4 = { .dqs0 = 0, .dqs1 = 1 },
|
||||
.ddr4 = { .dqs0 = 1, .dqs1 = 0 },
|
||||
.ddr5 = { .dqs0 = 0, .dqs1 = 1 },
|
||||
.ddr6 = { .dqs0 = 1, .dqs1 = 0 },
|
||||
.ddr7 = { .dqs0 = 0, .dqs1 = 1 }
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue