erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/intel/alderlake: Default to 512 for DIMM_SPD_SIZE

Browse source 
Alderlake and Raptorlake SoCs support DDR4 and DDR5, which have a total
SPD size of 512 bytes. Set this as the default and remove the setting
from mainboard Kconfigs.

Change-Id: I8703ec25454a0cd55a3de70f73d2117285a833ae
Signed-off-by: Felix Singer <felixsinger@posteo.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/82115
Reviewed-by: Eric Lai <ericllai@google.com>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Felix Singer 2024-04-28 21:56:44 +02:00 • committed by Nico Huber
commit c64bfdf23c
10 changed files with 3 additions and 27 deletions
Download patch file Download diff file Expand all files Collapse all files

3
src/mainboard/intel/adlrvp/Kconfig
View file

@ -135,9 +135,6 @@ config DEVICETREE
config OVERRIDE_DEVICETREE
default "variants/\$(CONFIG_VARIANT_DIR)/overridetree.cb"
config DIMM_SPD_SIZE
default 512
choice
prompt "ON BOARD EC"
default ADL_CHROME_EC if BOARD_INTEL_ADLRVP_P_EXT_EC || BOARD_INTEL_ADLRVP_P_MCHP || BOARD_INTEL_ADLRVP_N_EXT_EC || BOARD_INTEL_ADLRVP_RPL_EXT_EC

3
src/mainboard/intel/shadowmountain/Kconfig
View file

@ -42,9 +42,6 @@ config VBOOT
select HAS_RECOVERY_MRC_CACHE
select VBOOT_EARLY_EC_SYNC
config DIMM_SPD_SIZE
default 512
config DEVICETREE
default "variants/baseboard/devicetree.cb"