erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

util: Fix typo on plural form of index

Browse source 
Change-Id: Idc165f8eafacf3130a29b701bc3610c1a67f69d5
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32855
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jacob Garber <jgarber1@ualberta.ca>
This commit is contained in:
Elyes HAOUAS 2019-05-18 06:57:07 +02:00 • committed by Patrick Georgi
commit bd96a84300
7 changed files with 35 additions and 35 deletions
Download patch file Download diff file Expand all files Collapse all files

6
util/romcc/tests/linux_test5.c
View file

@ -156,7 +156,7 @@ static const struct mem_param *spd_set_memclk(void)
unsigned device;
uint32_t value;
static const int latency_indicies[] = { 26, 23, 9 };
static const int latency_indices[] = { 26, 23, 9 };
static const unsigned char min_cycle_times[] = {
[NBCAP_MEMCLK_200MHZ] = 0x50, /* 5ns */
[NBCAP_MEMCLK_166MHZ] = 0x60, /* 6ns */
@ -224,7 +224,7 @@ static const struct mem_param *spd_set_memclk(void)
continue;
}
debug('D');
value = smbus_read_byte(device, latency_indicies[index]);
value = smbus_read_byte(device, latency_indices[index]);
if (value < 0) continue;
debug('E');
@ -310,7 +310,7 @@ static const struct mem_param *spd_set_memclk(void)
}
/* Read the min_cycle_time for this latency */
value = smbus_read_byte(device, latency_indicies[index]);
value = smbus_read_byte(device, latency_indices[index]);
/* All is good if the selected clock speed
* is what I need or slower.

6
util/romcc/tests/raminit_test6.c
View file

@ -1621,7 +1621,7 @@ static const struct mem_param *spd_set_memclk(const struct mem_controller *ctrl)
unsigned min_cycle_time, min_latency;
int i;
uint32_t value;
static const int latency_indicies[] = { 26, 23, 9 };
static const int latency_indices[] = { 26, 23, 9 };
static const unsigned char min_cycle_times[] = {
[0 ] = 0x50,
[1 ] = 0x60,
@ -1651,7 +1651,7 @@ static const struct mem_param *spd_set_memclk(const struct mem_controller *ctrl)
(!(latencies & (1 << latency)))) {
continue;
}
value = spd_read_byte(ctrl->channel0[i], latency_indicies[index]);
value = spd_read_byte(ctrl->channel0[i], latency_indices[index]);
if (value < 0) {
continue;
}
@ -1701,7 +1701,7 @@ static const struct mem_param *spd_set_memclk(const struct mem_controller *ctrl)
}
value = spd_read_byte(ctrl->channel0[i], latency_indicies[index]);
value = spd_read_byte(ctrl->channel0[i], latency_indices[index]);
if (value <= min_cycle_time) {

6
util/romcc/tests/raminit_test7.c
View file

@ -1626,7 +1626,7 @@ static const struct mem_param *spd_set_memclk(const struct mem_controller *ctrl)
unsigned min_cycle_time, min_latency;
int i;
uint32_t value;
static const int latency_indicies[] = { 26, 23, 9 };
static const int latency_indices[] = { 26, 23, 9 };
static const unsigned char min_cycle_times[] = {
[0 ] = 0x50,
[1 ] = 0x60,
@ -1656,7 +1656,7 @@ static const struct mem_param *spd_set_memclk(const struct mem_controller *ctrl)
(!(latencies & (1 << latency)))) {
continue;
}
value = spd_read_byte(ctrl->channel0[i], latency_indicies[index]);
value = spd_read_byte(ctrl->channel0[i], latency_indices[index]);
if (value < 0) {
continue;
}
@ -1706,7 +1706,7 @@ static const struct mem_param *spd_set_memclk(const struct mem_controller *ctrl)
}
value = spd_read_byte(ctrl->channel0[i], latency_indicies[index]);
value = spd_read_byte(ctrl->channel0[i], latency_indices[index]);
if (value <= min_cycle_time) {

4
util/romcc/tests/simple_test46.c
View file

@ -1,6 +1,6 @@
static void spd_set_memclk(void)
{
static const int indicies[] = { 26, 23, 9 };
static const int indices[] = { 26, 23, 9 };
int new_cycle_time, new_latency;
int index;
unsigned min_cycle_time, min_latency;
@ -15,7 +15,7 @@ static void spd_set_memclk(void)
for(index = 0; index < 3; index++) {
unsigned long loops;
unsigned long address;
address = indicies[index];
address = indices[index];
loops = 1000000;
do {
} while(--loops);

6
util/romcc/tests/simple_test54.c
View file

@ -569,7 +569,7 @@ static const struct mem_param *spd_set_memclk(void)
unsigned device;
uint32_t value;
static const int latency_indicies[] = { 26, 23, 9 };
static const int latency_indices[] = { 26, 23, 9 };
static const unsigned char min_cycle_times[] = {
[NBCAP_MEMCLK_200MHZ] = 0x50, /* 5ns */
[NBCAP_MEMCLK_166MHZ] = 0x60, /* 6ns */
@ -637,7 +637,7 @@ static const struct mem_param *spd_set_memclk(void)
continue;
}
debug('D');
value = smbus_read_byte(device, latency_indicies[index]);
value = smbus_read_byte(device, latency_indices[index]);
if (value < 0) continue;
debug('E');
@ -723,7 +723,7 @@ static const struct mem_param *spd_set_memclk(void)
}
/* Read the min_cycle_time for this latency */
value = smbus_read_byte(device, latency_indicies[index]);
value = smbus_read_byte(device, latency_indices[index]);
/* All is good if the selected clock speed
* is what I need or slower.