erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/amd/common/block/psp/Kconfig: drop some 'default n'

Browse source 
Since the Kconfig default for boolean options is already 'n', there's no
need to add that default to the option. Still kept the 'default n' for
the 3 options that result in fuses inside the SoC to be burnt
(PERFORM_RPMC_PROVISIONING, PERFORM_SPL_FUSING and
PSP_PLATFORM_SECURE_BOOT) to point out the fact that that's not selected
by default more clearly.

Change-Id: I55971f1f130d8ec23d4572a215008d9465e1520a
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/84719
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
This commit is contained in:
Felix Held 2024-10-10 14:22:41 +02:00
commit b9bf4464f2
1 changed files with 0 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

3
src/soc/amd/common/block/psp/Kconfig
View file

@ -65,7 +65,6 @@ config SPL_TABLE_FILE
config HAVE_SPL_RW_AB_FILE
bool "Have a separate mainboard-specific SPL file in RW A/B partitions"
default n
depends on SOC_AMD_COMMON_BLOCK_PSP_SPL
depends on VBOOT_SLOTS_RW_AB
help
@ -90,7 +89,6 @@ config PSP_PLATFORM_SECURE_BOOT
config SOC_AMD_COMMON_BLOCK_PSP_SMI
bool
default n
select SPI_FLASH_SMM if BOOT_DEVICE_SPI_FLASH_RW_NOMMAP
help
Add PSP SMI handler for SPI flash access.
@ -110,7 +108,6 @@ config SOC_AMD_COMMON_BLOCK_PSP_SMI
config PSP_INCLUDES_HSP
bool
depends on SOC_AMD_COMMON_BLOCK_PSP
default n
help
Select this config to indicate SoC includes Hardware Security Processor(HSP).