erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/ocelot: GPIO config for headphone jack detection

Browse source 
This commit updates GPP_F17 (CODEC_INIT_N) configuration to fix an issue with the 3.5mm headphone jack on the I2S codec AIC not detecting headphone plug/unplug events.
Specifically, we need to configure GPP_F17 to have interrupt capability, edge detection to detect plug and unplug events, and power state persistence.

TEST=After booting to OS, plug and unplug a headphone to the I2S codec add-in card, headphone is getting detected.

Change-Id: I263f7e9e2da0440801404dddfcf534b9ea79d470
Signed-off-by: Varun Upadhyay <varun.upadhyay@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/89038
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Usha P <usha.p@intel.com>
This commit is contained in:
Varun Upadhyay 2025-09-04 13:46:04 +05:30 • committed by Matt DeVillier
commit b3ad2aa3e7
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/mainboard/google/ocelot/variants/ocelot/gpio.c
View file

@ -237,8 +237,8 @@ static const struct pad_config gpio_table[] = {
PAD_CFG_NF(GPP_F15, NONE, DEEP, NF8),
/* GPP_F16: GPP_F16_GSPI0A_CLK */
PAD_CFG_NF(GPP_F16, NONE, DEEP, NF8),
/* GPP_F17: CODEC_IRQ_HDR */
PAD_CFG_GPI(GPP_F17, NONE, DEEP),
/* GPP_F17: CODEC_INT_N */
PAD_CFG_GPI_INT(GPP_F17, NONE, PLTRST, EDGE_BOTH),
/* GPP_F18: TCH_PAD_INT_N */
PAD_CFG_GPI_APIC_DRIVER(GPP_F18, NONE, PLTRST, EDGE_SINGLE, INVERT),
/* GPP_F19: NC */