mb/starlabs/*: Declare all DDI interfaces
This seems to make no noticeable difference, but configure these interfaces according to the schematics. Enable HPD for all DisplayPort links and DDC for HDMI links. Change-Id: I0f736761bcc177afebb98eb2f612b089bc6f13a4 Signed-off-by: Sean Rhodes <sean@starlabs.systems> Reviewed-on: https://review.coreboot.org/c/coreboot/+/85693 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
This commit is contained in:
parent
3a25d3aee2
commit
aacfa3abc6
5 changed files with 12 additions and 7 deletions
|
|
@ -19,10 +19,9 @@ chip soc/intel/alderlake
|
|||
device domain 0 on
|
||||
device ref igpu on
|
||||
register "ddi_ports_config" = "{
|
||||
[DDI_PORT_A] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
|
||||
[DDI_PORT_A] = DDI_ENABLE_HPD,
|
||||
[DDI_PORT_B] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
|
||||
[DDI_PORT_1] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
|
||||
[DDI_PORT_2] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
|
||||
[DDI_PORT_1] = DDI_ENABLE_HPD,
|
||||
}"
|
||||
end
|
||||
device ref tcss_xhci on
|
||||
|
|
|
|||
|
|
@ -30,8 +30,9 @@ chip soc/intel/alderlake
|
|||
register "gfx" = "GMA_DEFAULT_PANEL(0)"
|
||||
register "ddi_portA_config" = "1"
|
||||
register "ddi_ports_config" = "{
|
||||
[DDI_PORT_A] = DDI_ENABLE_HPD,
|
||||
[DDI_PORT_B] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
|
||||
[DDI_PORT_A] = DDI_ENABLE_HPD,
|
||||
[DDI_PORT_B] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
|
||||
[DDI_PORT_1] = DDI_ENABLE_HPD,
|
||||
}"
|
||||
end
|
||||
device ref gna on end
|
||||
|
|
|
|||
|
|
@ -34,6 +34,7 @@ chip soc/intel/alderlake
|
|||
register "ddi_ports_config" = "{
|
||||
[DDI_PORT_A] = DDI_ENABLE_HPD,
|
||||
[DDI_PORT_B] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
|
||||
[DDI_PORT_1] = DDI_ENABLE_HPD,
|
||||
}"
|
||||
end
|
||||
device ref pcie4_0 on # SSD x4
|
||||
|
|
|
|||
|
|
@ -32,8 +32,9 @@ chip soc/intel/alderlake
|
|||
register "gfx" = "GMA_DEFAULT_PANEL(0)"
|
||||
register "ddi_portA_config" = "1"
|
||||
register "ddi_ports_config" = "{
|
||||
[DDI_PORT_A] = DDI_ENABLE_HPD,
|
||||
[DDI_PORT_B] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
|
||||
[DDI_PORT_A] = DDI_ENABLE_HPD,
|
||||
[DDI_PORT_B] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
|
||||
[DDI_PORT_1] = DDI_ENABLE_HPD,
|
||||
}"
|
||||
end
|
||||
device ref pcie4_0 on # SSD x4
|
||||
|
|
|
|||
|
|
@ -40,7 +40,10 @@ chip soc/intel/alderlake
|
|||
register "gfx" = "GMA_DEFAULT_PANEL(0)"
|
||||
register "ddi_portA_config" = "1"
|
||||
register "ddi_ports_config" = "{
|
||||
[DDI_PORT_A] = DDI_ENABLE_HPD,
|
||||
[DDI_PORT_B] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
|
||||
[DDI_PORT_1] = DDI_ENABLE_HPD,
|
||||
[DDI_PORT_2] = DDI_ENABLE_HPD,
|
||||
}"
|
||||
end
|
||||
device ref gna on end
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue