erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/intel/cnvi: Increase the reset delay to 160ms from 105ms

Browse source 
The Intel reference code for Thunder Peak increase the reset delay
to 160ms from 105ms seen on Jefferson Peak, Cyclone Peak and others.

For the sake of 110ms, use 160ms to cover all use cases.

Change-Id: I19c1bf7eeffa340e2564381a184ebfaca89bf364
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86489
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
This commit is contained in:
Sean Rhodes 2025-02-17 16:55:36 +00:00
commit aab800b1a4
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

8
src/soc/intel/common/block/cnvi/cnvi.c
View file

@ -133,7 +133,7 @@ static void cnvw_fill_ssdt(const struct device *dev)
* If ((\_SB.PCI0.GBTR() == One))
* {
* \_SB.PCI0.BTRK (Zero)
* Sleep (105)
* Sleep (160
* Local2 = One
* }
* }
@ -146,7 +146,7 @@ static void cnvw_fill_ssdt(const struct device *dev)
* If ((Local2 == One))
* {
* \_SB.PCI0.BTRK (One)
* Sleep (105)
* Sleep (160)
* }
* }
* Else
@ -242,7 +242,7 @@ static void cnvw_fill_ssdt(const struct device *dev)
acpigen_emit_namestring("\\_SB.PCI0.BTRK");
acpigen_emit_byte(0);
acpigen_write_sleep(105);
acpigen_write_sleep(160);
acpigen_write_store_ops(1, LOCAL2_OP);
}
@ -283,7 +283,7 @@ static void cnvw_fill_ssdt(const struct device *dev)
{
acpigen_emit_namestring("\\_SB.PCI0.BTRK");
acpigen_emit_byte(1);
acpigen_write_sleep(105);
acpigen_write_sleep(160);
}
acpigen_pop_len();
}