erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/mediatek/common: Use write32p and read32p for tracker

Browse source 
TEST=emerge-geralt coreboot

Change-Id: I9ee64677e9126789a07db1963a2c17a504cb4d9c
Signed-off-by: Yidi Lin <yidilin@chromium.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/84959
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Yidi Lin 2024-11-02 11:26:38 +08:00 • committed by Yu-Ping Wu
commit a80461f84b
2 changed files with 10 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/soc/mediatek/common/tracker.c
View file

@ -21,7 +21,7 @@ static void tracker_dump_data(void)
for (j = 0; j < TRACKER_NUM; j++) { for (j = 0; j < TRACKER_NUM; j++) {
tra = &tracker_data[j]; tra = &tracker_data[j];
if (!(read32((void *)(tra->base_addr)) & tra->timeout)) if (!(read32p(tra->base_addr) & tra->timeout))
continue; continue;
printk(BIOS_INFO, "**Dump %s debug register start**\n", tra->str); printk(BIOS_INFO, "**Dump %s debug register start**\n", tra->str);
@ -29,7 +29,7 @@ static void tracker_dump_data(void)
size = 2 * tra->entry; size = 2 * tra->entry;
for (i = 0; i < size; i++) { for (i = 0; i < size; i++) {
reg = tra->base_addr + tra->offsets[k] + i * 4; reg = tra->base_addr + tra->offsets[k] + i * 4;
printk(BIOS_INFO, "%#lx:%#x,", reg, read32((void *)reg)); printk(BIOS_INFO, "%#lx:%#x,", reg, read32p(reg));
if (i % 4 == 3 || i == size - 1) if (i % 4 == 3 || i == size - 1)
printk(BIOS_INFO, "\n"); printk(BIOS_INFO, "\n");

16
src/soc/mediatek/common/tracker_v2.c
View file

@ -61,16 +61,16 @@ void tracker_setup(void)
* peri tracker clock: 78MHz * peri tracker clock: 78MHz
*/ */
val = 156 * 1000 / 16 * 200; val = 156 * 1000 / 16 * 200;
write32((void *)(INFRA_TRACKER_BASE + BUS_DBG_TIMER_CON0), val); write32p(INFRA_TRACKER_BASE + BUS_DBG_TIMER_CON0, val);
write32((void *)(INFRA_TRACKER_BASE + BUS_DBG_TIMER_CON1), val); write32p(INFRA_TRACKER_BASE + BUS_DBG_TIMER_CON1, val);
val = 78 * 1000 / 16 * 200; val = 78 * 1000 / 16 * 200;
write32((void *)(PERI_TRACKER_BASE + BUS_DBG_TIMER_CON0), val); write32p(PERI_TRACKER_BASE + BUS_DBG_TIMER_CON0, val);
write32((void *)(PERI_TRACKER_BASE + BUS_DBG_TIMER_CON1), val); write32p(PERI_TRACKER_BASE + BUS_DBG_TIMER_CON1, val);
/* Enable infra/peri tracer because tracker and tracer share the same enable bit. */ /* Enable infra/peri tracer because tracker and tracer share the same enable bit. */
write32((void *)(BUS_TRACE_MONITOR_BASE + BUS_TRACE_CON_1), 1 << BUS_TRACE_EN); write32p(BUS_TRACE_MONITOR_BASE + BUS_TRACE_CON_1, 1 << BUS_TRACE_EN);
write32((void *)(BUS_TRACE_MONITOR_BASE + BUS_TRACE_CON_2), 1 << BUS_TRACE_EN); write32p(BUS_TRACE_MONITOR_BASE + BUS_TRACE_CON_2, 1 << BUS_TRACE_EN);
/* /*
* Enable infra/peri tracker. * Enable infra/peri tracker.
@ -81,6 +81,6 @@ void tracker_setup(void)
* bit[14] - BUS_OT_WEN_CTRL * bit[14] - BUS_OT_WEN_CTRL
*/ */
val = BIT(0) | BIT(1) | BIT(2) | BIT(13) | BIT(14); val = BIT(0) | BIT(1) | BIT(2) | BIT(13) | BIT(14);
write32((void *)(BUS_TRACE_MONITOR_BASE + BUS_TRACE_CON_AO_1), val); write32p(BUS_TRACE_MONITOR_BASE + BUS_TRACE_CON_AO_1, val);
write32((void *)(BUS_TRACE_MONITOR_BASE + BUS_TRACE_CON_AO_2), val); write32p(BUS_TRACE_MONITOR_BASE + BUS_TRACE_CON_AO_2, val);
} }