erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Exynos5420: add code to make sure resume will work on DRAM.

Browse source 
Found during a perusal of u-boot changes. It looks important.
For more info: http://git.chromium.org/gitweb/?p=chromiumos/third_party/u-boot.git;a=commit;h=56eab63922d2b2380518238ae03e8d69e99af4fe

BUG=chrome-os-partner:19420
BRANCH=none
TEST=not yet

Change-Id: I8173629f0d841aedb9be17ad97b6c9b48dc0c53d
Signed-off-by: Ronald G. Minnich <rminnich@google.com>
Reviewed-on: https://gerrit.chromium.org/gerrit/59317
Reviewed-by: Stefan Reinauer <reinauer@google.com>
Commit-Queue: Ronald G. Minnich <rminnich@chromium.org>
Tested-by: Ronald G. Minnich <rminnich@chromium.org>
This commit is contained in:
Ronald G. Minnich 2013-06-19 15:46:25 -07:00 • committed by ChromeBot
commit a7d40e1502
1 changed files with 18 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

18
src/cpu/samsung/exynos5420/bootblock.c
View file

@ -19,10 +19,28 @@
#include "clk.h"
#include "wakeup.h"
#include "cpu.h"
void bootblock_cpu_init(void);
void bootblock_cpu_init(void)
{
u32 ret;
/*
* During Suspend-Resume & S/W-Reset, as soon as PMU releases
* pad retention, CKE goes high. This causes memory contents
* not to be retained during DRAM initialization. Therfore,
* there is a new control register(0x100431e8[28]) which lets us
* release pad retention and retain the memory content until the
* initialization is complete.
*/
if (read32(((void *)INF_REG_BASE + INF_REG1_OFFSET)) == S5P_CHECK_SLEEP) {
write32(PAD_RETENTION_DRAM_COREBLK_VAL,
(void *)PAD_RETENTION_DRAM_COREBLK_OPTION);
do {
ret = read32((void *)PAD_RETENTION_DRAM_STATUS);
} while (ret != 0x1);
}
/* kick off the multi-core timer.
* We want to do this as early as we can.
*/