erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/brask/var/moxoe: Disable SAGV

Browse source 
Since moxoe is a box product using DDR5 SODIMM, remove SAGV enable to
use the default disabled state for better memory stability.

BUG=b:481186489
TEST=Build and boot, verify SaGv is disabled via FSP logs.

Change-Id: I1e07f7cb32b7387a7b96c9666eb809983559f7f4
Signed-off-by: Kenneth Chan <kenneth.chan@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/91696
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
This commit is contained in:
Kenneth Chan 2026-03-17 12:04:58 +08:00 • committed by Matt DeVillier
commit a6b7fa5474
1 changed files with 0 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/google/brya/variants/moxoe/overridetree.cb
View file

@ -28,8 +28,6 @@ chip soc/intel/alderlake
.enable_fast_vmode = 1,
}"
register "sagv" = "SaGv_Enabled"
register "usb2_ports[1]" = "USB2_PORT_EMPTY" # Disable USB2 Port 1
register "usb2_ports[2]" = "USB2_PORT_EMPTY" # Disable USB2 Port 2
register "usb2_ports[4]" = "USB2_PORT_EMPTY" # Disable USB2 Port 4