erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/fatcat/var/fatcat: Remove unused GPP_B06 GPIO configuration

Browse source 
The GPP_B06 pin configuration for ISH_GP_2_SNSR_HDR is never required
for the Panther Lake SoC/ISH. This commit removes the obsolete entry
from the GPIO table, streamlining the configuration.

BUG=b:396557201
TEST=Able to build and boot google/fatcat.

Change-Id: I3f38c52a305d14e21c7fcf2dfb943133ae4a7e45
Signed-off-by: Subrata Banik <subratabanik@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/88569
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Reviewed-by: Pranava Y N <pranavayn@google.com>
This commit is contained in:
Subrata Banik 2025-07-26 20:43:53 +05:30
commit a5212f15ce
1 changed files with 0 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/google/fatcat/variants/fatcat/gpio.c
View file

@ -57,8 +57,6 @@ static const struct pad_config gpio_table[] = {
PAD_CFG_NF(GPP_B04, NONE, DEEP, NF4),
/* GPP_B05: ISH_GP_1_SNSR_HDR */
PAD_CFG_NF(GPP_B05, NONE, DEEP, NF4),
/* GPP_B06: ISH_GP_2_SNSR_HDR */
PAD_CFG_NF(GPP_B06, NONE, DEEP, NF4),
/* GPP_B07: ISH_GP_3_SNSR_HDR */
PAD_CFG_NF(GPP_B07, NONE, DEEP, NF4),
/* GPP_B08: ISH_GP_4_SNSR_HDR */