This website requires JavaScript.
23 changed files with
0 additions and
23 deletions
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 2 e 3 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -8,7 +8,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -39,7 +39,6 @@ entries
428 4 h 0 boot_index
432 8 h 0 boot_countdown
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -12,7 +12,6 @@ entries
408 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@ -11,7 +11,6 @@ entries
400 1 e 1 power_on_after_fail
412 4 e 6 debug_level
444 1 e 1 nmi
445 1 e 1 iommu
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers