erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/starlabs/starbook/{adl_n,mtl}: Don't configure GPE routes

Browse source 
This are not used or needed, so remove the configuration for them.

Change-Id: Id422f953dae3157a4ecc61421d246ce1d20019a0
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86165
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Eric Lai <ericllai@google.com>
Reviewed-by: Jérémy Compostella <jeremy.compostella@intel.com>
This commit is contained in:
Sean Rhodes 2025-01-27 08:41:07 +00:00
commit 99e3ef7537
2 changed files with 0 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/mainboard/starlabs/starbook/variants/adl_n/devicetree.cb
View file

@ -26,10 +26,6 @@ chip soc/intel/alderlake
register "pch_slp_sus_min_assertion_width" = "3" # 500ms
register "pch_slp_a_min_assertion_width" = "3" # 2s
register "pmc_gpe0_dw0" = "PMC_GPP_F"
register "pmc_gpe0_dw1" = "PMC_GPP_C"
register "pmc_gpe0_dw2" = "PMC_GPP_E"
# Device Tree
device domain 0 on
device ref igpu on

4
src/mainboard/starlabs/starbook/variants/mtl/devicetree.cb
View file

@ -18,10 +18,6 @@ chip soc/intel/meteorlake
[PchSerialIoIndexUART0] = PchSerialIoSkipInit,
}"
register "pmc_gpe0_dw0" = "PMC_GPP_F"
register "pmc_gpe0_dw1" = "PMC_GPP_C"
register "pmc_gpe0_dw2" = "PMC_GPP_E"
# Device Tree
device domain 0 on
device ref igpu on