gpio: decouple tristate gpio support from board ID
This deprecates TERTIARY_BOARD_ID. Instead, a board will set BOARD_ID_SUPPORT (the ones affected already do) which will set GENERIC_GPIO_SUPPORT and compile the generic GPIO library. The user is expected to handle the details of how the ID is encoded. BUG=none BRANCH=none TEST=Compiled for peppy, nyan*, storm, and pinky Change-Id: I687877e5bb89679d0133bed24e2480216c384a1c Signed-off-by: David Hendricks <dhendrix@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/228322 Reviewed-by: Julius Werner <jwerner@chromium.org>
This commit is contained in:
parent
27873b7a9e
commit
93db63f419
6 changed files with 10 additions and 13 deletions
17
src/Kconfig
17
src/Kconfig
|
|
@ -1070,22 +1070,23 @@ config DEBUG_COVERAGE
|
|||
If enabled, the code coverage hooks in coreboot will output some
|
||||
information about the coverage data that is dumped.
|
||||
|
||||
config GENERIC_GPIO_LIB
|
||||
bool "Build generic GPIO library"
|
||||
default n
|
||||
help
|
||||
If enabled, compile the generic GPIO library. A "generic" GPIO
|
||||
implies configurability usually found on SoCs, particularly the
|
||||
ability to control internal pull resistors.
|
||||
|
||||
config BOARD_ID_SUPPORT
|
||||
bool "Discover board ID and store it in coreboot table"
|
||||
default n
|
||||
select GENERIC_GPIO_LIB
|
||||
help
|
||||
If enabled, coreboot discovers the board id of the hardware it is
|
||||
running on and reports it through the coreboot table to the rest of
|
||||
the system.
|
||||
|
||||
config TERTIARY_BOARD_ID
|
||||
bool "Interpret board ID GPIOs as tertiary inputs"
|
||||
default n
|
||||
depends on BOARD_ID_SUPPORT
|
||||
help
|
||||
Consider each GPIO as being in one of thee states: pulled down (0),
|
||||
pulled up (1), or not connected (2)
|
||||
|
||||
endmenu
|
||||
|
||||
# These probably belong somewhere else, but they are needed somewhere.
|
||||
|
|
|
|||
|
|
@ -102,7 +102,7 @@ ramstage-$(CONFIG_MAINBOARD_DO_NATIVE_VGA_INIT) += edid.c
|
|||
ramstage-y += memrange.c
|
||||
ramstage-$(CONFIG_COOP_MULTITASKING) += thread.c
|
||||
ramstage-$(CONFIG_TIMER_QUEUE) += timer_queue.c
|
||||
ramstage-$(CONFIG_TERTIARY_BOARD_ID) += gpio.c
|
||||
ramstage-$(CONFIG_GENERIC_GPIO_LIB) += gpio.c
|
||||
ramstage-$(CONFIG_GENERIC_UDELAY) += timer.c
|
||||
|
||||
# The CBMEM implementations are chosen based on CONFIG_DYNAMIC_CBMEM.
|
||||
|
|
|
|||
|
|
@ -33,7 +33,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
|
|||
select SPI_FLASH
|
||||
select SPI_FLASH_FAST_READ_DUAL_OUTPUT_3B
|
||||
select TEGRA124_MODEL_CD570M
|
||||
select TERTIARY_BOARD_ID
|
||||
select VIRTUAL_DEV_SWITCH
|
||||
|
||||
config MAINBOARD_DIR
|
||||
|
|
|
|||
|
|
@ -33,7 +33,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
|
|||
select MAINBOARD_DO_NATIVE_VGA_INIT
|
||||
select SPI_FLASH
|
||||
select SPI_FLASH_FAST_READ_DUAL_OUTPUT_3B
|
||||
select TERTIARY_BOARD_ID
|
||||
select VIRTUAL_DEV_SWITCH
|
||||
|
||||
config MAINBOARD_DIR
|
||||
|
|
|
|||
|
|
@ -32,7 +32,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
|
|||
select SOC_NVIDIA_TEGRA132
|
||||
select MAINBOARD_HAS_BOOTBLOCK_INIT
|
||||
select VIRTUAL_DEV_SWITCH
|
||||
select TERTIARY_BOARD_ID
|
||||
select ARCH_SPINTABLE
|
||||
|
||||
config MAINBOARD_DIR
|
||||
|
|
|
|||
|
|
@ -28,7 +28,6 @@ config BOARD_SPECIFIC_OPTIONS
|
|||
select SOC_QC_IPQ806X
|
||||
select SPI_FLASH
|
||||
select SPI_FLASH_SPANSION
|
||||
select TERTIARY_BOARD_ID
|
||||
|
||||
config BOARD_VARIANT_AP148
|
||||
bool "pick this to build an image for ap148"
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue