erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

we can not touch the SMA registers after DRAM is up, so no bother

Browse source
This commit is contained in:
Li-Ta Lo 2000-12-01 06:39:30 +00:00
commit 93c7cd0725
1 changed files with 0 additions and 15 deletions
Download patch file Download diff file Expand all files Collapse all files

15
src/northsouthbridge/sis/630/northbridge.c
View file

@ -94,32 +94,17 @@ unsigned long sizeram()
}
#ifdef HAVE_FRAMEBUFFER
void framebuffer_on()
{
unsigned long devfn = PCI_DEVFN(0, 0);
// unsigned int bus = 0;
// u8 dramstatus;
u32 command;
#if 0
/* No, you can not do this here, but WHY ??? */
/* TODO:
1. clean up the memory footprint to make this work.
2. make the share size configurable.
3. use the information found from DRAM sizing to select whic DIMM is to be shared */
pcibios_read_config_byte(0, devfn, SIS630_BANKENABLE, &dramstatus);
dramstatus |= 0x90;
pcibios_write_config_byte(0, devfn, SIS630_BANKENABLE, dramstatus);
#endif
/* enable legacy VGA register (0x3?4, 0x3?5), not actually needed */
devfn = PCI_DEVFN(2, 0);
pcibios_read_config_dword(0, devfn, 0x3e, &command);
command |= 0x08;
pcibios_write_config_dword(0, devfn, 0x3e, command);
}
#endif /* HAVE_FRAMEBUFFER */
#define RTABLE_DEST 0xf0000