erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

First parts of VIA EPIA-CN support.

Browse source 
Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@946 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Carl-Daniel Hailfinger 2008-10-23 01:18:30 +00:00
commit 932667384b
3 changed files with 82 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

7
mainboard/Kconfig
View file

@ -5,6 +5,7 @@
## Copyright (C) 2006-2007 coresystems GmbH
## (Written by Stefan Reinauer <stepan@coresystems.de> for coresystems GmbH)
## Copyright (C) 2007 Uwe Hermann <uwe@hermann-uwe.de>
## Copyright (C) 2008 Carl-Daniel Hailfinger
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
@ -62,6 +63,11 @@ config VENDOR_PCENGINES
help
Select this option for PC Engines systems.
config VENDOR_VIA
bool "VIA"
help
Select this option for VIA systems.
endchoice
source "mainboard/adl/Kconfig"
@ -71,6 +77,7 @@ source "mainboard/artecgroup/Kconfig"
source "mainboard/emulation/Kconfig"
source "mainboard/gigabyte/Kconfig"
source "mainboard/pcengines/Kconfig"
source "mainboard/via/Kconfig"
choice
prompt "ROM chip size"

43
mainboard/via/Kconfig Normal file
View file

@ -0,0 +1,43 @@
##
## This file is part of the coreboot project.
##
## Copyright (C) 2008 Carl-Daniel Hailfinger
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 2 of the License, or
## (at your option) any later version.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, write to the Free Software
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
##
choice
prompt "Mainboard model"
depends on VENDOR_VIA
config BOARD_VIA_EPIA_CN
bool "EPIA-CN"
select ARCH_X86
select CPU_VIA_C7
select OPTION_TABLE
select NORTHBRIDGE_VIA_CN700
select SOUTHBRIDGE_VIA_VT8237
select SUPERIO_VIA_VT1211
select PIRQ_TABLE
help
VIA EPIA-CN
endchoice
config MAINBOARD_DIR
string
default via/epia-cn
depends BOARD_VIA_EPIA_CN

32
mainboard/via/epia-cn/Makefile Normal file
View file

@ -0,0 +1,32 @@
##
## This file is part of the coreboot project.
##
## Copyright (C) 2008 Carl-Daniel Hailfinger
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 2 of the License, or
## (at your option) any later version.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, write to the Free Software
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
##
STAGE0_MAINBOARD_SRC := $(src)/mainboard/$(MAINBOARDDIR)/stage1.c
INITRAM_SRC = $(src)/mainboard/$(MAINBOARDDIR)/initram.c \
$(src)/northbridge/via/cn700/initram.c \
$(src)/lib/ramtest.c
STAGE2_MAINBOARD_SRC =
$(obj)/coreboot.vpd:
$(Q)printf " BUILD DUMMY VPD\n"
$(Q)dd if=/dev/zero of=$(obj)/coreboot.vpd bs=256 count=1 $(SILENT)