erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

src/cpu: Remove unnecessary whitespace

Browse source 
Change-Id: I0903b7ca9eada4beacfcdbcacddec23c3515651e
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/16850
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
Elyes HAOUAS 2016-10-02 10:23:01 +02:00 • committed by Martin Roth
commit 90ba189744
8 changed files with 30 additions and 30 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/cpu/allwinner/a10/raminit.c
View file

@ -205,7 +205,7 @@ static int dramc_scan_readpipe(void)
setbits_le32(&dram->ccr, DRAM_CCR_DATA_TRAINING);
/* check whether data training process has completed */
while (read32(&dram->ccr) & DRAM_CCR_DATA_TRAINING) ;
while (read32(&dram->ccr) & DRAM_CCR_DATA_TRAINING);
/* check data training result */
reg32 = read32(&dram->csr);
@ -408,7 +408,7 @@ unsigned long dramc_init(struct dram_para *para)
udelay(1);
while (read32(&dram->ccr) & DRAM_CCR_INIT) ;
while (read32(&dram->ccr) & DRAM_CCR_INIT);
mctl_enable_dllx(para->tpr3);
@ -452,7 +452,7 @@ unsigned long dramc_init(struct dram_para *para)
/* reset external DRAM */
setbits_le32(&dram->ccr, DRAM_CCR_INIT);
while (read32(&dram->ccr) & DRAM_CCR_INIT) ;
while (read32(&dram->ccr) & DRAM_CCR_INIT);
/* scan read pipe value */
mctl_itm_enable();

4
src/cpu/allwinner/a10/uart.c
View file

@ -82,7 +82,7 @@ static int rx_fifo_empty(struct a10_uart *uart)
*/
static u8 a10_uart_rx_blocking(struct a10_uart *uart)
{
while (rx_fifo_empty(uart)) ;
while (rx_fifo_empty(uart));
return read32(&uart->rbr);
}
@ -94,7 +94,7 @@ static u8 a10_uart_rx_blocking(struct a10_uart *uart)
*/
static void a10_uart_tx_blocking(struct a10_uart *uart, u8 data)
{
while (tx_fifo_full(uart)) ;
while (tx_fifo_full(uart));
return write32(&uart->thr, data);
}