erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/nissa/var/meliks: Use default domain_vr_config[] settings

Browse source 
Meliks' domain_vr_config[] parameters were from pirrha at the
beginning, remove this configuration overrides to use the default
configufation of SoC to avoid potential side effect from it.

BUG=b:409205469
TEST=Built and boot
     The score gap of 3D mark and Geekbench was within 1 percent in
     our internal test

Change-Id: I6a34b6a3c3694b4e7084a515b6f0d2aeaeadbd36
Signed-off-by: Seunghwan Kim <sh_.kim@samsung.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/87572
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Eric Lai <ericllai@google.com>
This commit is contained in:
Seunghwan Kim 2025-05-08 14:49:33 +09:00 • committed by Matt DeVillier
commit 8efdbf0c34
1 changed files with 0 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

20
src/mainboard/google/brya/variants/meliks/overridetree.cb
View file

@ -77,26 +77,6 @@ chip soc/intel/alderlake
[PchSerialIoIndexI2C5] = PchSerialIoPci,
}"
# VR Settings
register "domain_vr_config[VR_DOMAIN_IA]" = "{
.vr_config_enable = 1,
.tdc_timewindow = 1000,
.ac_loadline = 500,
.dc_loadline = 500,
.psi1threshold = VR_CFG_AMP(20),
.psi2threshold = VR_CFG_AMP(5),
.psi3threshold = VR_CFG_AMP(1),
}"
register "domain_vr_config[VR_DOMAIN_GT]" = "{
.vr_config_enable = 1,
.tdc_timewindow = 1000,
.psi1threshold = VR_CFG_AMP(13),
.psi2threshold = VR_CFG_AMP(5),
.psi3threshold = VR_CFG_AMP(1),
}"
# Enable the Cnvi BT Audio Offload
register "cnvi_bt_audio_offload" = "1"