Docs/releases: Update release notes for 25.12 release
These are the preliminary release notes. They'll need to be updated with any changes done this week. We'll need another patch after the tag to capture the final statistics. The notes will be changed from "Upcoming release" after the tag is done. Change-Id: Ic8c5a4f374adc6560eff8383d45d05d16ba84759 Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/90497 Reviewed-by: Felix Singer <service+coreboot-gerrit@felixsinger.de> Reviewed-by: Alicja Michalska <ahplka19@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Matt DeVillier
parent
01bc527afa
commit
8e23c46beb
1 changed files with 230 additions and 38 deletions
|
|
@ -1,38 +1,205 @@
|
|||
Upcoming release - coreboot 25.12
|
||||
========================================================================
|
||||
|
||||
The 25.12 release is scheduled for the end of December, 2025
|
||||
The coreboot project is pleased to announce the release of coreboot
|
||||
25.12, continuing our commitment to advancing open-source firmware
|
||||
development. This release incorporates over 680 commits from more than
|
||||
110 contributors, including numerous first-time authors.
|
||||
|
||||
Key improvements include:
|
||||
- Addition of runtime setup options, also known as "coreboot Forms Representation" (CFR), for
|
||||
many platforms.
|
||||
- Increased capacity of SMMSTORE.
|
||||
- Improved support for MIPI cameras on Intel platforms (IPU).
|
||||
- Qualcomm X1P42100 platform enablement.
|
||||
|
||||
Update this document with changes that should be in the release notes.
|
||||
|
||||
* Please use Markdown.
|
||||
* See the past few release notes for the general format.
|
||||
* The chip and board additions and removals will be updated right
|
||||
before the release, so those do not need to be added.
|
||||
* Note that all changes before the release are done are marked upcoming.
|
||||
A final version of the notes are done after the release.
|
||||
As always, the coreboot project extends our gratitude to all
|
||||
contributors who made this release possible. From experienced
|
||||
developers implementing complex features to community members
|
||||
providing testing and feedback, your collective contributions drive
|
||||
the continued evolution of open-source firmware. The sustained engagement
|
||||
from our growing community demonstrates the importance of transparent
|
||||
system initialization.
|
||||
|
||||
The next coreboot release, 26.03, is scheduled for the end of March 2026.
|
||||
|
||||
|
||||
Significant or interesting changes
|
||||
----------------------------------
|
||||
|
||||
* Add changes that need a full description here
|
||||
### drivers/option: Comprehensive setup option menu support
|
||||
|
||||
* This section should have full descriptions and can or should have
|
||||
a link to the referenced commits.
|
||||
Extensive implementation of setup option menu support has been added
|
||||
across numerous Google ChromeOS mainboards, enabling user-accessible
|
||||
runtime firmware configuration. This enhancement allows platforms to
|
||||
expose firmware options like iGPU enablement, touchpad/touchscreen
|
||||
selection, fan control, and various hardware features through a
|
||||
consistent API that can be exposed by payloads.
|
||||
|
||||
The option menu framework enables mainboards to define configuration
|
||||
options providing user-visible names, help text, default values, and
|
||||
runtime flags. Over 40 mainboards (and their variants) now include setup
|
||||
option menu support, significantly expanding the reach of user-
|
||||
configurable firmware options. Intel SoC code has also been enhanced
|
||||
with additional menu item support (cde42807966), and SoC-level support
|
||||
for iGPU enable/disable has been added (7f93e2fe29f).
|
||||
|
||||
This implementation enables OEMs and end- users to modify firmware
|
||||
behavior without requiring re-compilation or reflashing, improving
|
||||
accessibility and flexibility of open-source firmware solutions. The
|
||||
framework maintains backward compatibility while providing a modern,
|
||||
structured approach to firmware option management that can integrate
|
||||
with UEFI variable storage and other persistent storage backends.
|
||||
|
||||
|
||||
### drivers/smmstore: Increased default storage capacity
|
||||
|
||||
The SMMSTORE driver default size has been increased from 256KB to
|
||||
512KB (d32a3728465), with numerous Google ChromeOS mainboards updated
|
||||
to take advantage of the expanded storage capacity. This change
|
||||
provides more space for UEFI variables and other persistent data
|
||||
stored in SMM-protected regions.
|
||||
|
||||
Multiple platforms including Sarien, Reef, Octopus, Drallion,
|
||||
Skyrim, Zork, and Guybrush have been updated to use the larger
|
||||
512KB store size, ensuring adequate space for modern firmware variable
|
||||
requirements. Additionally, alignment fixes for the SMMSTORE v2
|
||||
structure (2a9deabc35f) improve compatibility across different
|
||||
architectures and payload expectations.
|
||||
|
||||
|
||||
### drivers/intel/mipi_camera: Enhanced SSDB (Sensor Static Data Block) support
|
||||
|
||||
Comprehensive improvements to the MIPI camera driver include expanded
|
||||
SSDB field support with proper enums and bitfield handling
|
||||
(423fbcd06b5, aa18a6fe8d5, f8d12a0bdb4, c91ea7c5824). The driver now
|
||||
always generates PLD (Physical Location Descriptor) information for
|
||||
camera sensors, ensuring proper ACPI representation of camera physical
|
||||
locations.
|
||||
|
||||
Additional SSDB defaults are now automatically set
|
||||
(c75236d436c), and the driver properly handles platform field
|
||||
configuration (30b43839448) and VCM type and address settings
|
||||
(e9ebcb2918b). These enhancements improve camera sensor enumeration and
|
||||
configuration under modern operating systems, particularly Windows,
|
||||
as proper SSDB and PLD configuration is required for full functionality.
|
||||
|
||||
|
||||
### soc/qualcomm/x1p42100: Expanded platform support and debug capabilities
|
||||
|
||||
Significant enhancements to the Qualcomm X1P42100 platform include
|
||||
download mode detection and ramdump packing capabilities
|
||||
(36edc2e371c), enabling better debugging workflows for development and
|
||||
field diagnostics. Support for loading ramdump images
|
||||
(445961c604a) and APDP (Application Processor Debug Policy) image
|
||||
packing in CBFS (3c563669b57, 1d70286d4eb) provides comprehensive
|
||||
debug infrastructure.
|
||||
|
||||
Display subsystem improvements include MDSS (Mobile Display
|
||||
Subsystem) domain register definitions for clock enablement
|
||||
(6957f84aa77), Lucidole PLL API support (9a95aef482d), and proper
|
||||
DRAM reservation for display requirements (36632a08a88). Memory
|
||||
layout refinements (c3afc13a0a5) optimize BL31 region placement and
|
||||
TZ Application memory alignment, improving overall platform memory
|
||||
utilization and security boundaries.
|
||||
|
||||
|
||||
### soc/intel: LPCAMM (Low Power Compression Attached Memory Module) support
|
||||
|
||||
Support for LPCAMM has been added to Intel Panther Lake platforms
|
||||
(58cdf9e6685), providing infrastructure for this emerging memory
|
||||
standard. LPCAMM topology support (67777b76719) enables platforms to
|
||||
properly enumerate and configure these new memory modules, with initial
|
||||
board support added for Panther Lake RVP T3 (b31e62ae5cc).
|
||||
|
||||
This addition positions coreboot to support future Intel platforms
|
||||
utilizing LPCAMM, ensuring compatibility with next-generation laptop and
|
||||
mobile form factors adopting this memory standard.
|
||||
|
||||
|
||||
### soc/amd: Glinda/Faegan enhancements and ACPI improvements
|
||||
|
||||
AMD Glinda platform support has been expanded with Faegan SoC variant
|
||||
support (244e8edf182), USB4 FSP UPD configuration from devicetree
|
||||
(f4aeac42767), and 10GbE device additions (9e5c7eb3f87). The platform
|
||||
now properly fills DIMM voltage information in FSP configuration
|
||||
(dcd4f071887).
|
||||
|
||||
ACPI improvements include fixed base address reporting for LPC
|
||||
(8929659d936, 3053cd2dad1), I3C controller ACPI code
|
||||
(c1958597487), and HEST (Hardware Error Source Table) support
|
||||
(2aadfc2b5e1, cc542c15f42) for enhanced error reporting capabilities.
|
||||
ECAM MMCONF support has been extended to 64-bit addressing
|
||||
(8b97968e53d), and bootblock CRTM (Core Root of Trust for
|
||||
Measurement) initialization support has been added
|
||||
(33fc33c132c), improving security and system reliability.
|
||||
|
||||
|
||||
### commonlib: Code consolidation and endian handling improvements
|
||||
|
||||
The `<endian.h>` header implementations from both coreboot and
|
||||
libpayload have been merged into commonlib (02a2fe7907d), eliminating
|
||||
code duplication and ensuring consistent endian conversion behavior
|
||||
across all coreboot components. The deprecated `<swab.h>` header and
|
||||
swabXX() functions have been removed (8f34fdfab3a), completing the
|
||||
transition to standard endian conversion APIs.
|
||||
|
||||
Memory information structures have been enhanced with new fields
|
||||
(273a41c4d93), improving SMBIOS memory type 17 compatibility and
|
||||
supporting DDR3 voltage field reporting (25c45012232). Device tree
|
||||
handling improvements fix NOP token skipping issues (db01aa6cb29),
|
||||
and boot mode information is now stored in CBMEM for payload
|
||||
coordination (27fcb8617dc).
|
||||
|
||||
|
||||
Additional coreboot changes
|
||||
---------------------------
|
||||
|
||||
The following are changes across a number of patches, or changes worth
|
||||
noting, but not needing a full description.
|
||||
|
||||
* Changes that only need a line or two of description go here.
|
||||
|
||||
* SMMSTORE structure alignment fixes improving cross-architecture
|
||||
compatibility (2a9deabc35f)
|
||||
* MediaTek display subsystem refactoring supporting dual DSI and DSC
|
||||
(Display Stream Compression) for MIPI displays (7e1aa974bfd, 3aaeca83780)
|
||||
* MediaTek DSI API improvements with proper register structure passing
|
||||
(6b5a872ce85, 74c13eead40, cf0b91d7749)
|
||||
* Intel Skylake CSE reset status utilization improving reset reliability
|
||||
(5eaf85d19b0, 84a4cdc6a53, 4f52ca6ba66)
|
||||
* AMD MTRR calculation simplifications for improved boot performance
|
||||
(04f83ff7dca)
|
||||
* Enhanced Intel touch driver support for new I2C _DSD entries
|
||||
(e6a8143d8b4)
|
||||
* Improved ACPI FACS table initialization with proper clearing
|
||||
(26a18c674d0)
|
||||
* TPM driver improvements removing duplicate operations and fixing
|
||||
generated ACPI (67a7e06c386, ac5c57d24a3)
|
||||
* Intel GMA brightness handling improvements with caching and valid-cache
|
||||
logic (23b00a06da9, 2d78478345e, 2e96a71e6f9)
|
||||
* LAPIC spurious interrupt vector standardization (8795680828f)
|
||||
* Intel Fast SPI DMA improvements ensuring proper completion before
|
||||
lockdown
|
||||
* Enhanced device tree overlay detection API (ee59936e833)
|
||||
* Libpayload API additions for physical memory size querying
|
||||
(c109fc92ff2)
|
||||
* Libpayload ARM64 asynchronous exception routing fixes (7fb0f14ebea)
|
||||
* Libpayload LZ4 legacy compression format support (d62653749cf)
|
||||
* Enhanced EC reboot flag usage for immediate cold reboots
|
||||
(c77d256886b, 1a0d123ec13)
|
||||
* Improved SPD support with additional DDR4 parts and dual die package
|
||||
width corrections (e4a809d4415, 4eb524ee9d1)
|
||||
* SMBIOS socket type additions for BGA1744 packages (d09ea1c3512)
|
||||
* EC RGB keyboard boot color configuration options (d97cb61b508, e695731399d)
|
||||
* Panel ID reporting improvements for Google platforms
|
||||
* Intel FSP UPD header typedef additions (2ce4e094690)
|
||||
* Azalia verb table implementation rework for improved maintainability
|
||||
(31fc5b06a6b) across multiple platforms
|
||||
* Intel touch driver enhancements for new devices with improved I2C
|
||||
speed handling (f1708cf21a2, fce489e9e5c, 1af54d9784b)
|
||||
* Qualcomm USB Type-C support with PHY configuration and repeater support
|
||||
(8ffa58723a2, 45cedbb9922, 155041ad4cf, b18dfde22a7)
|
||||
* SoundWire drivers for Cirrus Logic CS35L56 and CS42L43 codecs
|
||||
(a5252bd5b97, f1c973bbff5)
|
||||
* RISC-V ACPI support additions (5daf497df49)
|
||||
* Numerous mainboard-specific enhancements across Intel, AMD, MediaTek,
|
||||
and Qualcomm platforms
|
||||
|
||||
|
||||
Changes to external resources
|
||||
|
|
@ -40,49 +207,74 @@ Changes to external resources
|
|||
|
||||
### Toolchain updates
|
||||
|
||||
* Upgrade binutils from version 2.44 to 2.45 (4a3cc37cbd6)
|
||||
* Upgrade ACPICA from 20250404 to 20250807 (402ac7cd812)
|
||||
* Drop nds32le-elf toolchain from default builds (14fc6c34690)
|
||||
|
||||
|
||||
### Vendorcode updates
|
||||
|
||||
* Updates to FSP headers for Panther Lake (PTL) to FSP 3373_03 and Wildcat
|
||||
Lake (WCL) to 3344_03 (0eafe672e32, 1699d455e70)
|
||||
* AMD FSP updates for Glinda platform (f68450e39b1)
|
||||
|
||||
|
||||
### Git submodule pointers
|
||||
|
||||
* 3rdparty/blobs: Update from commit id a0726508b8 to 4a8de0324e (39 commits)
|
||||
* 3rdparty/intel-microcode: Update from commit id 4ded52b4b0 to f910b0a225 (1 commit)
|
||||
|
||||
### External payloads
|
||||
|
||||
* Libpayload enhancements including:
|
||||
- physical memory size API (c109fc92ff2)
|
||||
- endian.h consolidation with coreboot (02a2fe7907d)
|
||||
- ARM64 exception routing fixes (7fb0f14ebea)
|
||||
- legacy LZ4 compression support (d62653749cf)
|
||||
|
||||
|
||||
Platform Updates
|
||||
----------------
|
||||
|
||||
### Added mainboards:
|
||||
* To be filled in immediately before the release by the release team
|
||||
### Added mainboards/variants:
|
||||
|
||||
* ASRock Z77 Extreme4
|
||||
* ASUS PRIME H610I-PLUS D4
|
||||
* Google Fatcat: ruby
|
||||
* Google Ocelot: kodkod, ocicat
|
||||
* Google Rauru: Sapphire
|
||||
* Google Skywalker: Dooku, Grogu
|
||||
* Lenovo ThinkPad (sklkbl_thinkpad): T470s, T580
|
||||
* Siemens MC EHL: MC EHL6
|
||||
* Star Labs Starfighter: Arrow Lake (285H)
|
||||
* Topton ADL: TWL (X2E_N150)
|
||||
|
||||
|
||||
### Removed Mainboards
|
||||
* To be filled in immediately before the release by the release team
|
||||
### Added SoCs:
|
||||
|
||||
* AMD Turin POC (proof of concept)
|
||||
|
||||
|
||||
### Updated SoCs
|
||||
* To be filled in immediately before the release by the release team
|
||||
|
||||
|
||||
|
||||
Plans to move platform support to a branch
|
||||
------------------------------------------
|
||||
* To be filled in immediately before the release by the release team
|
||||
|
||||
* Enhanced qualcomm/x1p42100 with ramdump, APDP, and display support
|
||||
* Enhanced amd/glinda with Faegan variant, USB4, and XGBE support
|
||||
* Enhanced intel/pantherlake with LPCAMM memory support
|
||||
|
||||
|
||||
Statistics from the 25.09 to the 25.12 release
|
||||
--------------------------------------------
|
||||
* To be filled in immediately before the release by the release team
|
||||
|
||||
|
||||
|
||||
Significant Known and Open Issues
|
||||
---------------------------------
|
||||
|
||||
Issues from the coreboot bugtracker: <https://ticket.coreboot.org/>
|
||||
* To be filled in immediately before the release by the release team
|
||||
|
||||
* Total Commits: 687
|
||||
* Average Commits per day: 8.79
|
||||
* Total lines added: 57757
|
||||
* Average lines added per commit: 84.07
|
||||
* Number of patches adding more than 100 lines: 69
|
||||
* Average lines added per small commit: 42.00
|
||||
* Total lines removed: 9190
|
||||
* Average lines removed per commit: 13.38
|
||||
* Total difference between added and removed: 48567
|
||||
* Total authors: 106
|
||||
* New authors: 21
|
||||
|
||||
|
||||
coreboot Links and Contact Information
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue