erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/*: Drop xhci_overcurrent_mapping for the easy ones

Browse source 
This is now copied from USBOCM1 built with main USB port config.

Boards patched here have matching EHCI and xHCI overcurrent mappings.

Change-Id: I36944e2f2ed265ee492019b75b7dd8b95ca26dbb
Signed-off-by: Keith Hui <buurin@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/85923
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
This commit is contained in:
Keith Hui 2025-01-09 11:48:51 -05:00 • committed by Matt DeVillier
commit 8da3a048a8
28 changed files with 0 additions and 28 deletions
Download patch file Download diff file Expand all files Collapse all files

1
src/mainboard/asrock/b75m-itx/devicetree.cb
View file

@ -23,7 +23,6 @@ chip northbridge/intel/sandybridge
register "sata_interface_speed_support" = "0x3"
register "sata_port_map" = "0x3f"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "spi_uvscc" = "0x2005"
register "spi_lvscc" = "0x2005"

1
src/mainboard/asrock/b75pro3-m/devicetree.cb
View file

@ -35,7 +35,6 @@ chip northbridge/intel/sandybridge
register "sata_interface_speed_support" = "0x3"
register "sata_port_map" = "0x3f"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "spi_uvscc" = "0x2005"
register "spi_lvscc" = "0x2005"

1
src/mainboard/asrock/h77pro4-m/devicetree.cb
View file

@ -19,7 +19,6 @@ chip northbridge/intel/sandybridge
register "spi_lvscc" = "0x2005"
register "spi_uvscc" = "0x2005"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "usb_port_config" = "{
{ 1, 0, 0 },

1
src/mainboard/asus/p8x7x-series/devicetree.cb
View file

@ -25,7 +25,6 @@ chip northbridge/intel/sandybridge
register "spi_lvscc" = "0x2005"
register "spi_uvscc" = "0x2005"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
device ref xhci on end

1
src/mainboard/compulab/intense_pc/devicetree.cb
View file

@ -44,7 +44,6 @@ chip northbridge/intel/sandybridge # FIXME: check gfx
# enable ONLY ports present on stock MintBox/Intense PC
#register "sata_port_map" = "0x1d"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "spi_uvscc" = "0x2005"
register "spi_lvscc" = "0x2005"

1
src/mainboard/dell/snb_ivb_latitude/variants/e5530/overridetree.cb
View file

@ -29,7 +29,6 @@ chip northbridge/intel/sandybridge
device ref xhci on
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
end
device ref gbe off end

1
src/mainboard/dell/snb_ivb_latitude/variants/e6230/overridetree.cb
View file

@ -29,7 +29,6 @@ chip northbridge/intel/sandybridge
device ref xhci on
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
end
device ref sata1 on

1
src/mainboard/dell/snb_ivb_latitude/variants/e6330/overridetree.cb
View file

@ -29,7 +29,6 @@ chip northbridge/intel/sandybridge
device ref xhci on
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
end
end

1
src/mainboard/dell/snb_ivb_latitude/variants/e6430/overridetree.cb
View file

@ -28,7 +28,6 @@ chip northbridge/intel/sandybridge
}"
device ref xhci on
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
end
end

1
src/mainboard/dell/snb_ivb_latitude/variants/e6530/overridetree.cb
View file

@ -29,7 +29,6 @@ chip northbridge/intel/sandybridge
device ref xhci on
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
end
end

1
src/mainboard/gigabyte/ga-b75m-d3h/variants/ga-b75-d3v/overridetree.cb
View file

@ -2,7 +2,6 @@ chip northbridge/intel/sandybridge
device domain 0 on
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
device ref mei1 off end
register "xhci_overcurrent_mapping" = "0x00000c03"
device ref pcie_rp2 on end
device ref pcie_rp3 on
device pci 00.0 on # PCI 1969:1091

1
src/mainboard/hp/snb_ivb_desktops/variants/compaq_elite_8300_usdt/overridetree.cb
View file

@ -14,7 +14,6 @@ chip northbridge/intel/sandybridge
# 0x1: 2.5", 0x2: DVD, 0x4: mSATA
register "sata_port_map" = "0x7"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "usb_port_config" = "{
{ 1, 0, 0 },

1
src/mainboard/hp/snb_ivb_desktops/variants/z220_cmt_workstation/overridetree.cb
View file

@ -8,7 +8,6 @@ chip northbridge/intel/sandybridge
register "sata_port_map" = "0x3f"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_switchable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x0000000f"
register "usb_port_config" = "{
{ 1, 0, 0 },
{ 1, 0, 0 },

1
src/mainboard/hp/snb_ivb_desktops/variants/z220_sff_workstation/overridetree.cb
View file

@ -8,7 +8,6 @@ chip northbridge/intel/sandybridge
register "sata_port_map" = "0xf"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_switchable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x0000000f"
register "usb_port_config" = "{
{ 1, 0, 0 },
{ 1, 0, 0 },

1
src/mainboard/hp/snb_ivb_laptops/variants/2170p/overridetree.cb
View file

@ -21,7 +21,6 @@ chip northbridge/intel/sandybridge
# HDD(0), ODD(1), mSATA(2), eSATA(4)
register "sata_port_map" = "0x3f"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "usb_port_config" = "{
{1, 1, 0}, /* SSP1: dock */

1
src/mainboard/hp/snb_ivb_laptops/variants/2570p/overridetree.cb
View file

@ -20,7 +20,6 @@ chip northbridge/intel/sandybridge
register "pcie_hotplug_map" = "{ 0, 1, 1, 0, 0, 0, 0, 0 }"
register "sata_port_map" = "0x33"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "usb_port_config" = "{
{1, 1, 0},

1
src/mainboard/hp/snb_ivb_laptops/variants/8470p/overridetree.cb
View file

@ -21,7 +21,6 @@ chip northbridge/intel/sandybridge
# HDD(0), ODD(1), mSATA(2), eSATA(4)
register "sata_port_map" = "0x3f"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "usb_port_config" = "{
{ 1, 1, 0 },

1
src/mainboard/hp/snb_ivb_laptops/variants/8770w/overridetree.cb
View file

@ -22,7 +22,6 @@ chip northbridge/intel/sandybridge
register "pcie_hotplug_map" = "{ 0, 1, 1, 0, 0, 0, 0, 0 }"
register "sata_port_map" = "0x1f"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "usb_port_config" = "{
{1, 1, 0}, /* Dock USB3.0 */

1
src/mainboard/hp/snb_ivb_laptops/variants/folio_9470m/overridetree.cb
View file

@ -20,7 +20,6 @@ chip northbridge/intel/sandybridge
register "pcie_hotplug_map" = "{ 0, 0, 1, 0, 0, 0, 0, 0 }"
register "sata_port_map" = "0x3"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "usb_port_config" = "{
{1, 1, 0}, /* SSP1: dock */

1
src/mainboard/hp/snb_ivb_laptops/variants/revolve_810_g1/overridetree.cb
View file

@ -20,7 +20,6 @@ chip northbridge/intel/sandybridge
register "pcie_hotplug_map" = "{ 0, 0, 1, 0, 0, 0, 0, 0 }"
register "sata_port_map" = "0x1"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "usb_port_config" = "{
{ 1, 1, 0 },

1
src/mainboard/lenovo/s230u/devicetree.cb
View file

@ -32,7 +32,6 @@ chip northbridge/intel/sandybridge
register "sata_interface_speed_support" = "0x3"
register "sata_port_map" = "0x5"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "usb_port_config" = "{
{ 1, 1, 0 },

1
src/mainboard/lenovo/t430/devicetree.cb
View file

@ -34,7 +34,6 @@ chip northbridge/intel/sandybridge
# Do not enable xHCI Port 4 since WWAN USB is EHCI-only
register "superspeed_capable_ports" = "0x7"
register "xhci_switchable_ports" = "0x7"
register "xhci_overcurrent_mapping" = "0x04000201"
register "usb_port_config" = "{
{ 1, 1, 0 },
{ 1, 1, 1 },

1
src/mainboard/lenovo/t430s/devicetree.cb
View file

@ -43,7 +43,6 @@ chip northbridge/intel/sandybridge
# Wire port 4 (wwan usb) to ehci for it lacks superspeed components
register "xhci_switchable_ports" = "0x7"
register "superspeed_capable_ports" = "0xf"
register "xhci_overcurrent_mapping" = "0x4000201"
# Enable zero-based linear PCIe root port functions
register "pcie_port_coalesce" = "true"

1
src/mainboard/lenovo/x1_carbon_gen1/devicetree.cb
View file

@ -42,7 +42,6 @@ chip northbridge/intel/sandybridge
register "xhci_switchable_ports" = "0xf"
register "superspeed_capable_ports" = "0xf"
register "xhci_overcurrent_mapping" = "0x4000201"
register "usb_port_config" = "{
{0, 3, 0 }, /* P00 disconnected */
{1, 1, 1 }, /* P01 left or right */

1
src/mainboard/lenovo/x230/devicetree.cb
View file

@ -44,7 +44,6 @@ chip northbridge/intel/sandybridge
# Do not enable xHCI Port 4 since WWAN USB is EHCI-only
register "xhci_switchable_ports" = "0x7"
register "superspeed_capable_ports" = "0x7"
register "xhci_overcurrent_mapping" = "0x4000201"
# Enable zero-based linear PCIe root port functions
register "pcie_port_coalesce" = "true"

1
src/mainboard/roda/rv11/variants/rv11/devicetree.cb
View file

@ -53,7 +53,6 @@ chip northbridge/intel/sandybridge
register "pcie_port_coalesce" = "false"
register "pcie_hotplug_map" = "{ 0, 0, 0, 1, 0, 0, 0, 0 }"
register "xhci_overcurrent_mapping" = "0x00080401"
register "xhci_switchable_ports" = "0x0f"
register "superspeed_capable_ports" = "0x0f"
register "usb_port_config" = "{

1
src/mainboard/roda/rv11/variants/rw11/devicetree.cb
View file

@ -58,7 +58,6 @@ chip northbridge/intel/sandybridge
register "pcie_port_coalesce" = "false"
register "pcie_hotplug_map" = "{ 0, 0, 0, 0, 0, 0, 1, 1 }"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0f"
register "superspeed_capable_ports" = "0x0f"
register "usb_port_config" = "{

1
src/mainboard/supermicro/x9sae/devicetree.cb
View file

@ -24,7 +24,6 @@ chip northbridge/intel/sandybridge
register "spi_lvscc" = "0x2005"
register "spi_uvscc" = "0x2005"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
register "usb_port_config" = "{
{ 1, 0, 0 },