erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

device/pci_rom: Keep track of VBIOS

Browse source 
Currently the VBIOS is placed somewhere in DRAM when necessary.
While generating ACPI tables the code attempts to find the VBIOS
by looking at "known" places.

Simplify the code and keep track of the VBIOS using a pointer in
struct device by filling it in pci_rom_load().

The following patches will reuse this pointer to generalize the
code even more.

Change-Id: Ib27d30e3b07740d6098d4f7a5c4f5d8bce976f00
Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86385
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Patrick Rudolph 2025-02-11 14:53:55 +01:00 • committed by Felix Held
commit 85e503e641
2 changed files with 56 additions and 57 deletions
Download patch file Download diff file Expand all files Collapse all files

12
src/include/device/device.h
View file

@ -36,6 +36,7 @@ struct chip_operations {
struct bus;
struct acpi_rsdp;
struct rom_header;
struct device_operations {
void (*read_resources)(struct device *dev);
@ -127,6 +128,17 @@ struct device {
struct device_operations *ops;
struct chip_operations *chip_ops;
const char *name;
/*
* A pointer to the corresponding PCI Option ROM.
*
* When set the Option ROM has been placed in usable DRAM in
* an area that is marked as reserved. This can be for example
* the legacy C-segment or a CBMEM area. The Option ROM is
* read writeable and guaranteed to be used by the device.
* The PCIR data header might still have a different vendor and
* device ID.
*/
struct rom_header *pci_vga_option_rom;
#if CONFIG(GENERATE_SMBIOS_TABLES)
u8 smbios_slot_type;
u8 smbios_slot_data_width;