erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

lib: remove assets infrastructure

Browse source 
Now that only CBFS access is supported for finding resources
within the boot media the assets infrastructure can be removed.
Remove it.

BUG=chromium:445938
BRANCH=None
TEST=Built and ran on glados.

Change-Id: I383fd6579280cf9cfe5a18c2851baf74cad004e9
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: https://review.coreboot.org/12690
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
Aaron Durbin 2015-12-08 14:34:35 -06:00
commit 7e7a4df580
15 changed files with 41 additions and 215 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/drivers/intel/fsp1_1/car.c
View file

@ -79,7 +79,7 @@ asmlinkage void *romstage_after_verstage(void)
/* Need to locate the current FSP_INFO_HEADER. The cache-as-ram
* is still enabled. We can directly access work buffer here. */
FSP_INFO_HEADER *fih;
struct prog fsp = PROG_INIT(ASSET_REFCODE, "fsp.bin");
struct prog fsp = PROG_INIT(PROG_REFCODE, "fsp.bin");
console_init();

2
src/drivers/intel/fsp1_1/ramstage.c
View file

@ -176,7 +176,7 @@ static int fsp_find_and_relocate(struct prog *fsp)
void intel_silicon_init(void)
{
struct prog fsp = PROG_INIT(ASSET_REFCODE, "fsp.bin");
struct prog fsp = PROG_INIT(PROG_REFCODE, "fsp.bin");
int is_s3_wakeup = acpi_is_wakeup_s3();
if (is_s3_wakeup) {