UPSTREAM: vendorcode/intel/fsp1_1/checklist: romstage - Add car_stage_entry
Add car_stage_entry as an optional routine in the checklist. TEST=Build and run on Galileo Gen2 BUG=None BRANCH=None TEST=None Change-Id: I52f6aefc2566beac01373dbebf3a43d35032a0df Original-Signed-off-by: Lee Leahy <Leroy.P.Leahy@intel.com> Original-Reviewed-on: https://review.coreboot.org/15129 Original-Tested-by: build bot (Jenkins) Original-Reviewed-by: Martin Roth <martinroth@google.com> Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/351378 Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
This commit is contained in:
parent
489906536d
commit
7d35119d05
2 changed files with 2 additions and 0 deletions
|
|
@ -1,6 +1,7 @@
|
|||
arch_segment_loaded
|
||||
backup_top_of_ram
|
||||
boot_device_init
|
||||
car_stage_entry
|
||||
cbfs_master_header_locator
|
||||
cbmem_fail_resume
|
||||
clear_recovery_mode_switch
|
||||
|
|
|
|||
|
|
@ -1,6 +1,7 @@
|
|||
arch_segment_loaded
|
||||
backup_top_of_ram
|
||||
boot_device_init
|
||||
car_stage_entry
|
||||
cbmem_fail_resume
|
||||
clear_recovery_mode_switch
|
||||
cpu_smi_handler
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue