broadwell: Increase I2C SDA hold timing to 300ns
I2C bus SDA hold time can be marginal with 60ns value, especially when there is level shifter on the bus. So program it to 300ns based on Fast-mode specification, which is between 0 to 900ns. Apply the same timing for Standard-mode as well. Refer to original bug on BayTrail chrome-os-partner:28092, this is to carry forward the fix to Broadwell. BRANCH=chromeos-2013.04 BUG=chrome-os-partner:33378 TEST=suspend resume test, watch for I2C errors Change-Id: I995d6868a44f2578a6d0b18dd5e8548f3c3cd494 Signed-off-by: Chiranjeevi Rapolu <chiranjeevi.rapolu@intel.com> Reviewed-on: https://chromium-review.googlesource.com/226386 Reviewed-by: Wenkai Du <wenkai.du@intel.com> Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
This commit is contained in:
parent
493077b68c
commit
72b82a1d5d
1 changed files with 4 additions and 4 deletions
|
|
@ -205,8 +205,8 @@ Device (I2C0)
|
|||
Name (_UID, 1)
|
||||
Name (_ADR, 0x00150001)
|
||||
|
||||
Name (SSCN, Package () { 432, 507, 9 })
|
||||
Name (FMCN, Package () { 72, 160, 9 })
|
||||
Name (SSCN, Package () { 432, 507, 30 })
|
||||
Name (FMCN, Package () { 72, 160, 30 })
|
||||
|
||||
// BAR0 is assigned during PCI enumeration and saved into NVS
|
||||
Name (RBUF, ResourceTemplate ()
|
||||
|
|
@ -276,8 +276,8 @@ Device (I2C1)
|
|||
Name (_UID, 1)
|
||||
Name (_ADR, 0x00150002)
|
||||
|
||||
Name (SSCN, Package () { 432, 507, 9 })
|
||||
Name (FMCN, Package () { 72, 160, 9 })
|
||||
Name (SSCN, Package () { 432, 507, 30 })
|
||||
Name (FMCN, Package () { 72, 160, 30 })
|
||||
|
||||
// BAR0 is assigned during PCI enumeration and saved into NVS
|
||||
Name (RBUF, ResourceTemplate ()
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue