broadwell: Fix building with USE=quiet-cb
This function needs to be available in different LOGLEVELs. BUG=chrome-os-partner:28234 BRANCH=samus TEST=USE=quiet-cb emerge-samus coreboot Change-Id: Ia8f0d05af24c9070c8c9241a3a7e137f845d1cab Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/221540 Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
813c45bc3f
commit
716d26c82a
1 changed files with 6 additions and 6 deletions
|
|
@ -27,6 +27,12 @@
|
|||
#include <broadwell/me.h>
|
||||
#include <delay.h>
|
||||
|
||||
static inline void me_read_dword_ptr(void *ptr, int offset)
|
||||
{
|
||||
u32 dword = pci_read_config32(PCH_DEV_ME, offset);
|
||||
memcpy(ptr, &dword, sizeof(dword));
|
||||
}
|
||||
|
||||
#if (CONFIG_DEFAULT_CONSOLE_LOGLEVEL >= BIOS_DEBUG)
|
||||
|
||||
/* HFS1[3:0] Current Working State Values */
|
||||
|
|
@ -201,12 +207,6 @@ static const char *me_progress_policy_values[] = {
|
|||
"Required VSCC values for flash parts do not match",
|
||||
};
|
||||
|
||||
static inline void me_read_dword_ptr(void *ptr, int offset)
|
||||
{
|
||||
u32 dword = pci_read_config32(PCH_DEV_ME, offset);
|
||||
memcpy(ptr, &dword, sizeof(dword));
|
||||
}
|
||||
|
||||
void intel_me_status(void)
|
||||
{
|
||||
struct me_hfs _hfs, *hfs = &_hfs;
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue