erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

ipq806x: provide soc specific CBMEM_CONSOLE_PRERAM_BASE

Browse source 
For now storm bootblock runs with DRAM fully initialized, this patch
puts the early console between bootblock and rom phase.

BUG=chrome-os-partner:31734
TEST=verified that preram_cbmem_console is set:
  $ grep preram_cbmem_console cbfs/fallback/bootblock.map
  40618000 A preram_cbmem_console

Change-Id: I2d63f5fde0d3794062068289c648d8bcda11a9a3
Signed-off-by: Stefan Reinauer <reinauer@chromium.org>
Original-Commit-Id: 6bdadad378
Original-Change-Id: I132a0cbcc82e713c36fc5031706d9afbf3e9b879
Original-Signed-off-by: Vadim Bendebury <vbendeb@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/217291
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/9198
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
Vadim Bendebury 2014-09-09 10:52:35 -07:00 • committed by Patrick Georgi
commit 70e189e9e8
1 changed files with 4 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/soc/qualcomm/ipq806x/Kconfig
View file

@ -55,6 +55,10 @@ config SYS_SDRAM_BASE
hex
default 0x40000000
config CBMEM_CONSOLE_PRERAM_BASE
hex "memory address of the pre-RAM CBMEM console buffer"
default 0x40618000
config STACK_TOP
hex
default 0x40600000