erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/starlabs/starbook/adl_n: Correct the DRAM Sleep GPIO config

Browse source 
This is NF2, not NF1.

Change-Id: Ie99903b0947165a70d260f383889421500f10b4c
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86077
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
This commit is contained in:
Sean Rhodes 2025-01-21 09:09:39 +00:00
commit 6c520bc585
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/starlabs/starbook/variants/adl_n/gpio.c
View file

@ -255,7 +255,7 @@ const struct pad_config gpio_table[] = {
/* E7: Embedded Controller SMI */
PAD_NC(GPP_E7, NONE),
/* E8: DRAM Sleep */
PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1),
PAD_CFG_NF(GPP_E8, NONE, DEEP, NF2),
/* E9: USB OverCurrent 0 */
PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1),
/* E10: PWD Amplifier Input */